Cache Models and Program Transformations


Goal of lecture

- Develop abstractions of real caches for understanding program performance
- Study the cache performance of matrixvector multiplication (MVM)
 - simple but important computational science kernel
- Understand MVM program transformations for improving performance

2

<text><text>

<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>



Modeling approach


- · First approximation:
 - ignore conflict misses - only cold and capacity misses
- Most problems have some notion of "problem size" (eg) in MVM, the size of the matrix (N) is a natural measure of problem size
- Question: how does the miss ratio change as we increase the problem size?
- Even this is hard, but we can often estimate miss ratios at two extremes
 - large cache model: problem size is small compared to cache capacity
 - small cache model: problem size is large compared to cache capacity - we will define these more precisely in the next slide.


6


Large and small cache models


- Large cache model
 - no capacity misses
 - only cold misses
- Small cache model
 - cold misses: first reference to a line
 - capacity misses: possible for succeeding references to a line
 - let r₁ and r₂ be two successive references to a line
 assume r₂ will be a capacity miss if stackDistance(r₁,r₂) is some function of problem size
 argument: as we increase problem size, the second reference will become a miss sooner or later
- · For many problems, we can compute
 - miss ratios for small and large cache models
 - problem size transition point from large cache model to small cache model
- 7


- MVM study
- · We will study five scenarios
 - Scenario I
 - i,j loop order, line size = 1 number Scenario II
 - j,i loop order, line size = 1 number
 - Scenario III
 - i,j loop order, line size = b numbers - Scenario IV
 - j,i loop order, line size = b numbers
 - Scenario V
 - blocked code, line size = b numbers




































































 $\begin{array}{c} \hline \textbf{Blocked code} \\ \hline \textbf{b} & \textbf{b} & \textbf{b} \\ \hline \textbf{b} & \textbf{b} & \textbf{b} \\ \hline \textbf{c} & \textbf{b} & \textbf{c} \\ \hline \textbf{c} & \textbf{b} & \textbf{c} \\ \hline \textbf{c} & \textbf{b} & \textbf{c} \\ \hline \textbf{for bi = 1, N, B} \\ for bj = 1, N, B \\ for b = 1, N, B \\ for i = bi, \min(bi+B-1, N) \\ for i = bi, \min(bi+B-1, N) \\ for k = bk, \min(bk+B-1, N) \\ y(i) = y(i) + A(i, j) * x(j) \end{array} \right)$ As in blocked MVM, we actually need to stripmine only two loops

34

- **Notes**
- So far, we have considered a two-level memory hierarchy
- · Real machines have multiple level memory hierarchies
- In principle, we need to block for all levels of the memory hierarchy
- In practice, matrix multiplication with really large matrices
 is very rare
 - MMM shows up mainly in blocked matrix factorizations
 - therefore, it is enough to block for registers, and L1/L2 cache levels
- How do we organize such a code?
 - We will study the code produced by ATLAS.
 - ATLAS also introduces us to self-optimizing programs.

35