

# CASE STUDY OF SHARED-MEMORY Parallelization

Jackson Marusarz - Intel

# Agenda

- Shared Memory Review
- Performance implications of shared memory hardware
  - Data sharing
  - Contested accesses
- Performance implications of shared memory software
  - Data races
  - Deadlocks
  - Poor synchronization
  - Static thread scheduling
  - Scalability
  - Load imbalance
  - Oversubscription
  - Lock contention



### **Shared Memory Review**





# Performance Implications of Shared-Memory Hardware

- Modern CPUs have a shared address space for all the cores
- Need to maintain correctness, as different cores work on the same data
- Hardware protocols maintain coherency, but can have performance impacts



https://people.cs.pitt.edu/~xianeizhang/notes/cache.html



### Performance Implications of Shared-Memory Hardware

• Metrics available in Intel<sup>®</sup> VTune<sup>™</sup> Amplifier General Exploration

Seneral Exploration General Exploration viewpoint (change)							
🔄 🖂 Analysis Configuration 🔛 Collection Log 🗴	Summary	🚱 Bottom-up	😪 Event Count	🔁 Platform			
Grouping: Function / Call Stack							
Back-End Bound							
Eurotian / Call Staals		Memory Bound					
Function / Call Stack	121	Round		2 Dound		«	
		Cont	ested Accesses	Data Sharing	L3 Latency	SQ Full	
▶ grid_intersect	,	4.9%	0.6%		97.8%	0.0%	
sphere_intersect	•	0.0%	0.0%	0.0%	33.1%	0.0%	
grid_bounds_intersect	,	0.0%	0.0%	0.0%	30.9%	0.0%	



# **Data Sharing**

**Why:** Sharing clean data (read sharing) among cores (at L2 level) has a penalty at least the first time due to coherency

What Now: If this metric is highlighted for your hotspot, locate the source code line(s) that is generating HITs by viewing the source.

- Look for the MEM\_LOAD\_L3\_HIT\_RETIRED.XSNP\_HIT\_PS event which will tag to the next instruction after the one that generated the HIT.
- Use knowledge of the code to determine if real or false sharing is taking place. Make appropriate fixes:
  - For real sharing, reduce sharing requirements
  - For false sharing, pad variables to cache line boundaries



### **Contested Accesses**

**Why:** Sharing modified data among cores (at L2 level) can raise the latency of data access

What Now: If this metric is highlighted for your hotspot, locate the source code line(s) that is generating HITMs by viewing the source.

- Look for the MEM\_LOAD\_L3\_HIT\_RETIRED.XSNP\_HITM\_PS event which will tag to the next instruction after the one that generated the HITM.
- Use knowledge of the code to determine if real or false sharing is taking place. Make appropriate fixes:
  - For real sharing, reduce sharing requirements
  - For false sharing, pad variables to cache line boundaries



## Performance Implications of Shared-Memory Software

- Data races
- Deadlocks
- Poor synchronization
- Static thread scheduling
- Scalability
- Load imbalance
- Oversubscription
- Lock contention



### Data Races - SSSP



### Application may:

- Crash Immediately
- Hang
- Run but give incorrect results
- Run and give correct results
- Run correctly 99 times but crash once (usually once you ship it to customers)

Non-determinism is always a concern in parallel programming. It may depend on how the OS decides to schedule threads.



### Data Races - SSSP





### **Threading Problems- Deadlock**

CRITICAL_SECTION cs1;
CRITICAL_SECTION cs2;
int $x = 0;$
int $y = 0;$
<pre>InitializeCriticalSection(&amp;cs1); // Allocation Site (cs1)</pre>
<pre>InitializeCriticalSection(&amp;cs2); // Allocation Site (cs2)</pre>

### Thread #1

```
EnterCriticalSection(&cs1);
```

x++; EnterCriticalSection(&cs2);

y++;

LeaveCriticalSection(&cs2); LeaveCriticalSection(&cs1);

### Thread #2

```
EnterCriticalSection(&cs2);
y++;
EnterCriticalSection(&cs1);
x++;
LeaveCriticalSection(&cs1);
LeaveCriticalSection(&cs2);
```

### Deadlock

- 1. EnterCriticalSection(&cs1); in thread #1
- 2. EnterCriticalSection(&cs2); in thread #2



# Poor Synchronization - SSSP

do {

```
auto old_dst_dist = dst_data.load();
```

auto new\_dst\_dist = src\_data.load() + w;

```
if (new_dst_dist < old_dst_dist) {
    pthread_mutex_lock(&swap_mutex);
    &dst_data = new_dst_dist;
    pthread_mutex_unlock(&swap_mutex);</pre>
```

```
else {
```

```
swapped = true;
```

```
}
```

```
} while (!swapped);
```

$\odot$	Elapsed Time <sup>②</sup>	39.869s
	⊙ CPU Time <sup>②</sup> :	436.670s
	Effective Time <sup>®</sup> :	269.428s
	Spin Time <sup>②</sup> :	167.242s 🎙
	Overhead Time <sup>②</sup> :	0s
	Total Thread Count:	18
	Paused Time	1.265s

#### ⊘ Top Hotspots

This section lists the most active functions in your application. Optimizing these hotspot functions typically results in improving overall application performance.

Function	Module	Module	CPU Time 🛛
L_unlock_697	libpthread.so.0	libpthread.so.0	176.103s
L_lock_791	libpthread.so.0	libpthread.so.0	148.576s

#### Solution State State

This histogram displays a percentage of the wall time the sr CPU utilization value.







### **Efficient Synchronization - SSSP**

#### do {

```
auto old_dst_dist = dst_data.load();
```

```
auto new_dst_dist = src_data.load() + w;
```

```
if (new_dst_dist < old_dst_dist) {</pre>
```

```
swapped =
std::atomic_compare_exchange_weak(&dst_data,
&old_dst_dist, new_dst_dist);
```

changed |= swapped;

```
}
```

```
else {
```

```
swapped = true;
```

```
}
```

#### } while (!swapped);

Elapsed Time<sup>(2)</sup>: 6.124s
 CPU Time<sup>(2)</sup>: 49.720s
 Total Thread Count: 18
 Paused Time<sup>(2)</sup>: 1.253s

#### Top Hotspots

This section lists the most active functions in your application. Optimizing these hotspot functions typically results in improving overall application performance.

Function	Module	Module	CPU Time 🛛
compute_sssp_thread	sssp	sssp	23.977s
graph::get_data	sssp	sssp	8.740s
std::atomic_base <int>::load</int>	sssp	sssp	6.128s
std::atomic_base <int>::compare_e xchange_weak</int>	sssp	sssp	2.854s
graph::get_edge_dst	sssp	sssp	2.270s
[Others]			5.751s



Effective CPU Utilization Histogram

CPU utilization value.

This histogram displays a percentage of the wall time the sr.





### (intel)

# Efficient Synchronization - SSSP

Original

Efficient

do {

auto old\_dst\_dist = dst\_data.load();

auto new\_dst\_dist = src\_data.load() + w;

if (new\_dst\_dist < old\_dst\_dist) {</pre>

```
swapped =
std::atomic_compare_exchange_weak(&dst_data,
&old_dst_dist, new_dst_dist);
```

changed |= swapped;

```
}
```

else {

```
swapped = true;
```

2

```
} while (!swapped);
```



#### ⊘ Top Hotspots

This section lists the most active functions in your application. Optimizing these hotspot functions typically results in improving overall application performance.

Function	Module	Module	CPU Time
L_unlock_697	libpthread.so.0	libpthread.so.0	176.1039
_L_lock_791	libpthread.so.0	libpthread.so.0	148.5769

```
    Elapsed Time <sup>®</sup>: 6.124s
    CPU Time <sup>®</sup>: 49.720s
Total Thread Count: 18
Paused Time <sup>®</sup>: 1.253s
    Top Hotspots
This section lists the most active functions in your application.
Optimizing these hotspot functions typically results in improving overall
application performance.
    Function Module Module CPU Time <sup>®</sup>
```

compute_sssp_thread	sssp	sssp	23.977s
graph::get_data	sssp	sssp	8.740s
std::atomic_base <int>::load</int>	sssp	sssp	6.1285
std::atomic_base <int>::compare_e xchange_weak</int>	sssp	sssp	2.854s
graph::get_edge_dst	sssp	sssp	2.270s
[Others]			5.7519

#### Effective CPU Utilization Histogram

This histogram displays a percentage of the wall time the sp CPU utilization value.



#### ➢ Effective CPU Utilization Histogram

This histogram displays a percentage of the wall time the sp CPU utilization value.





#### Optimization Notice

# Static Thread Scheduling - SSSP

### Hardcoding thread counts or relying on inputs can have performance impacts

\* I know this was used to teach concepts

```
NUM_THREADS = 4;
pthread_t threads[NUM_THREADS];
int rc;
long t;
int chunk = limit/NUM_THREADS;
for(t=0;t<NUM_THREADS;t++){
  range *r = new range();
```





# Static Thread Scheduling - SSSP

### Hardcoding thread counts or relying on inputs can have performance impacts

\* I know this was used to teach concepts

```
NUM_THREADS = 4; NUM_THREADS = get_num_procs();
pthread_t threads[NUM_THREADS];
int rc;
long t;
int chunk = limit/NUM_THREADS;
for(t=0;t<NUM_THREADS;t++){
  range *r = new range();
```



Use dynamic processor identification or scalable runtime library like OpenMP or Threading Building Blocks

#pragma omp parallel for



### Scalability is Not a Given - SSSP





**Optimization Notice** 



### Scalability is Not a Given - SSSP

**Strong Scaling** - Solution time scales with the number of processors for a fixed *total* problem size.

**Weak Scaling** - Solution time scales with the number of processors for a fixed *total* problem size *per processor* - i.e. scales if the problem size also scales

Serial Time will always be a limiting factor as well.

	0: 🕇 = 🖝 🖻	0s 1s	2s	3s	4s
σ	compute_sssp_meau(np. s				
hrea	compute_sssp_thread (TID: 3			- 14 4 H H	âne e de enne fene te e la ennie e e ne e e e ne e e e de e en a
F	compute_sssp_thread (TID: 3			ر هر مدان ارو می مواد و می روان <mark>روان موجوع م</mark> ر و اور مر	
	compute_sssp_thread (TID: 3		Alson in the second sec		
	sssp (TID: 30524)				
	Thread (TID: 0)				



# Load Balancing

- Work should be divided among threads evenly
- What is even?
  - Loop Iterations? Elements to process?
- Intelligent parallelism uses dynamic workload balancing
  - Work stealing and/or dynamic chunking



Should we divide work by subgraphs?



### Load Balancing – Work Stealing





# Example – Calculating Prime Numbers

```
□ int tmain(int argc, TCHAR* argv[])
41
42
     {
43
         DWORD msBegin = timeGetTime();
44
45
     #pragma omp parallel for
         for(int p = 3; p <= 1 imit; p += 2) {
46
             if (IsPrime(p)) Tick();
47
48
         DWORD msDuration = timeGetTime() - msBegin;
49
50
51
         printf("MS: %d\n", msDuration);
52
         printf("primes = %d\n", primes);
53
         return primes != correctCount;
54
55
```

- ls 7 prime?
- Is 76853341 prime?

### Static Scheduling/Chunking:

• Check 1-10000

....

- Check 10001-20000
- Check 20001-30000



### Example – Calculating Prime Numbers





### Example – Calculating Prime Numbers





# Oversubscription





### Common Causes:

- Nested Parallelism
- Manual Threading
- Library Usage









### **Lock Contention**

- Acquiring and releasing a lock isn't free it has overhead
- Threads waiting for a lock also impacts performance
- How do we balance these?



• Imagine an array that multiple threads read and write









## Lock Contention



1 Lock per Element?

### Lots of locking overhead

### What can we do?

- Adjust lock granularity
- Using lock free or thread safe data structures
  - tbb::atomic<int> primes;
  - tbb::concurrent\_vector<int> all\_primes;
- Local storage and reductions



# Summary

- Programming for shared memory is difficult
- Correctness and performance issues are unique
- Issues are from hardware and software
  - Data sharing
  - Contested accesses
  - Deadlock
  - Data races
  - Poor synchronization
  - Static thread scheduling
  - Scalability
  - Load imbalance
  - Oversubscription
  - Lock contention





Software

# Legal Disclaimer & Optimization Notice

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <u>www.intel.com/benchmarks</u>.

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright © 2018, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804