









### Check with experiment

- For our machine, capacity of L1 cache is 16KB/8 doubles = 2<sup>11</sup> doubles
- If matrices are square, we must solve
  N<sup>2</sup> + N + 1 = 2<sup>11</sup>

which gives us N = 45

This agrees well with experiment.

# High-level picture of high-performance MMM code

- Block the code for each level of memory hierarchy
  - Registers
  - □ L1 cache
  - □ .....
- Choose block sizes at each level using the theory described previously
  - Useful optimization: choose block size at level L+1 to be multiple of the block size at level L

### ATLAS

- Library generator for MMM and other BLAS
- Blocks only for registers and L1 cache
- Uses search to determine block sizes, rather than the analytical formulas we used
  - Search takes more time, but we do it once when library is produced
- Let us study structure of ATLAS in little more detail

### Our approach

Original ATLAS Infrastructure











### Search Strategy

- Multi-dimensional optimization problem:
  Independent parameters: NB,MU,NU,KU,...
  - Dependent variable: MFlops
  - Function from parameters to variables is given implicitly; can be evaluated repeatedly
- One optimization strategy: orthogonal line search
  - Optimize along one dimension at a time, using reference values for parameters not yet optimized
  - Not guaranteed to find optimal point, but might come close



- Search in following range □ 16 <= NB <= 80
  - □ NB<sup>2</sup> <= L1Size
- In this search, use simple estimates for other parameters
  - □ (eg) KU: Test each candidate for
    - Full K unrolling (KU = NB)
    - No K unrolling (KU = 1)



## Modeling for Optimization Parameters

- Optimization parameters NB
  - Hierarchy of Models (later) MU, NU
  - $MU * NU + MU + NU + Latency \le NR$
  - □ KU
  - maximize subject to L1 Instruction Cache
  - Latency
    [(L. + 1)/2]

  - MulAdd
  - hardware parameter xFetch
  - set to 2











### 

### Some sensitivity graphs for Alpha 21264







#### 

optimization are not in conflict







- Determine tile sizes for all cache levels
- Choose between them empirically



### Opteron diagnosis and solution

- Opteron characteristics
  - Small number of logical registers
  - Out-of-order issue
  - Register renaming
- For such processors, it is better to
  - let hardware take care of scheduling dependent instructions,
  - use logical registers to implement a bigger register tile.
- x86 has 8 logical registers
  - □  $\rightarrow$  register tiles must be of the form (x,1) or (1,x)





