

|

Copyright (C) 1985 by Warren A. Hunt, Jr. All Rights Reserved.

You may copy and distribute verbatim copies of this Nqthm-1992 event script as you receive it, in any medium, including embedding it verbatim in derivative works, provided that you conspicuously and appropriately publish on each copy a valid copyright notice "Copyright (C) 1985 by Warren A. Hunt, Jr. All Rights Reserved."

NO WARRANTY

Warren A. Hunt, Jr. PROVIDES ABSOLUTELY NO WARRANTY. THE EVENT SCRIPT IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE SCRIPT IS WITH YOU. SHOULD THE SCRIPT PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

IN NO EVENT WILL Warren A. Hunt, Jr. BE LIABLE TO YOU FOR ANY DAMAGES, ANY LOST PROFITS, LOST MONIES, OR OTHER SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THIS SCRIPT (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY THIRD PARTIES), EVEN IF YOU HAVE ADVISED US OF THE POSSIBILITY OF SUCH DAMAGES, OR FOR ANY CLAIM BY ANY OTHER PARTY.

| #

;;; -*- Mode: LISP; Base: 10; Syntax: Zetalisp -*-

; The Mechanical Verification of the FM8501 Microprocessor

by
Warren A. Hunt, Jr.

EVENT: Start with the initial **thm** theory.

EVENT: For efficiency, compile those definitions not yet compiled.

THEOREM: plus-1
 $(1 + x) = (1 + x)$

THEOREM: plus-right-id
 $(y \notin \mathbf{N}) \rightarrow ((x + y) = \text{fix}(x))$

THEOREM: plus-add1

$$(x + (1 + y))$$

$$= \text{if } y \in \mathbf{N} \text{ then } 1 + (x + y)$$

$$\quad \text{else } 1 + x \text{ endif}$$

THEOREM: commutativity2-of-plus
 $(x + (y + z)) = (y + (x + z))$

THEOREM: commutativity-of-plus
 $(x + y) = (y + x)$

THEOREM: associativity-of-plus
 $((x + y) + z) = (x + (y + z))$

THEOREM: plus-equal-0
 $((a + b) = 0) = ((a \simeq 0) \wedge (b \simeq 0))$

THEOREM: plus-cancellation
 $((a + b) = (a + c)) = (\text{fix}(b) = \text{fix}(c))$

THEOREM: times-zero2
 $(y \notin \mathbf{N}) \rightarrow ((x * y) = 0)$

THEOREM: distributivity-of-times-over-plus

$$(x * (y + z)) = ((x * y) + (x * z))$$

THEOREM: times-add1

$$(x * (1 + y))$$

$$= \text{if } y \in \mathbf{N} \text{ then } x + (x * y)$$

$$\quad \text{else fix}(x) \text{ endif}$$

THEOREM: commutativity-of-times

$$(x * y) = (y * x)$$

THEOREM: commutativity2-of-times

$$(x * (y * z)) = (y * (x * z))$$

THEOREM: associativity-of-times

$$((x * y) * z) = (x * (y * z))$$

THEOREM: equal-times-0

$$((x * y) = 0) = ((x \simeq 0) \vee (y \simeq 0))$$

THEOREM: times-1

$$(1 * x) = \text{fix}(x)$$

THEOREM: equal-bools

$$\begin{aligned} & (((\text{bool1} = \mathbf{t}) \vee (\text{bool1} = \mathbf{f})) \wedge ((\text{bool2} = \mathbf{t}) \vee (\text{bool2} = \mathbf{f}))) \\ \rightarrow & \quad ((\text{bool1} = \text{bool2}) = ((\text{bool1} \rightarrow \text{bool2}) \wedge (\text{bool2} \rightarrow \text{bool1}))) \end{aligned}$$

EVENT: Disable equal-bools.

THEOREM: lessp-times

$$((y * x) < (x * z)) = ((x \not\simeq 0) \wedge (y < z))$$

THEOREM: times-2-not-1

$$(2 * x) \neq 1$$

THEOREM: lessp-crock1

$$((z + (2 * v * w)) < w) = ((v \simeq 0) \wedge (z < w))$$

```
;;;;;;;;;;;;;;;;;;;;
;;
;;                            lemmas about EXP
;;
;;;;;;;;;;;;;;;;;;;;
;;;
```

DEFINITION:

```
exp (i, j)
=  if j \simeq 0  then 1
   else i * exp (i, j - 1) endif
```

THEOREM: exp-plus

$$\exp(i, j + k) = (\exp(i, j) * \exp(i, k))$$

THEOREM: `exp-of-0`
`exp(0, k)`
`= if k ≈ 0 then 1`
`else 0 endif`

THEOREM: $\exp\text{-of-}1$

$$\exp(1, k) = 1$$

THEOREM: exp-by-0
 $\exp(x, 0) = 1$

THEOREM: \exp -times
 $\exp(i * j, k) = (\exp(i, k) * \exp(j, k))$

THEOREM: exp-2-never-0
 $0 < \exp(2, i)$

THEOREM: difference-elim
 $((y \in \mathbf{N}) \wedge (y < x)) \rightarrow ((x + (y - x)) = y)$

THEOREM: difference-2

$$(x - 2) = ((x - 1) - 1)$$

THEOREM: difference- $x-x$
 $(x - x) = 0$

THEOREM: difference-plus
 $((j + x) - j) = \text{fix}(x)$

THEOREM: difference-plus-cancellation
 $((a + x) - (a + y)) = (x - y)$

THEOREM: pathological-difference
 $(x < y) \rightarrow ((x - y) = 0)$

THEOREM: difference-crock1
 $((x + (y - z)) - y)$
 $= \text{if } y < z \text{ then } x - y$
 $\quad \text{else } x - z \text{ endif}$

THEOREM: difference-difference
 $((x - y) - z) = (x - (y + z))$

THEOREM: lessp-difference
 $((x - y) < x) = ((x \neq 0) \wedge (y \neq 0))$

THEOREM: difference-add1
 $((1 + x) - y)$
= if $y < (1 + x)$ then $1 + (x - y)$
else 0 endif

```
;::::::::::::::::::::::::::;;
;;                                     ;;
;;               lemmas about QUOTIENT and REMAINDER      ;;
;;                                     ;;
;::::::::::::::::::::::::::;;

```

THEOREM: remainder-quotient
 $((x \text{ mod } y) + (y * (x \div y))) = \text{fix}(x)$

THEOREM: remainder-by-1
 $(y \text{ mod } 1) = 0$

THEOREM: remainder-by-nonnumber
 $(x \notin \mathbf{N}) \rightarrow ((y \text{ mod } x) = \text{fix}(y))$

THEOREM: lessp-remainder
 $((x \text{ mod } y) < y) = (y \neq 0)$

THEOREM: remainder-quotient-elim
 $((y \neq 0) \wedge (x \in \mathbf{N})) \rightarrow (((x \text{ mod } y) + (y * (x \div y))) = x)$

THEOREM: remainder-x-x
 $(x \text{ mod } x) = 0$

THEOREM: remainder-plus
 $((j + x) \text{ mod } j) = (x \text{ mod } j)$

THEOREM: remainder-plus-times
 $((x + (i * j)) \text{ mod } j) = (x \text{ mod } j)$

THEOREM: remainder-plus-times-commuted
 $((x + (j * i)) \text{ mod } j) = (x \text{ mod } j)$

THEOREM: remainder-times
 $((j * i) \text{ mod } j) = 0$

THEOREM: remainder-add1-times
 $((1 + (j * i)) \text{ mod } j) = (1 \text{ mod } j)$

THEOREM: quotient-plus-times
 $((x + (i * j)) \div j)$
 $= \text{if } j \simeq 0 \text{ then } 0$
 $\quad \text{else } i + (x \div j) \text{ endif}$

THEOREM: quotient-plus-times-commuted
 $((x + (j * i)) \div j)$
 $= \text{if } j \simeq 0 \text{ then } 0$
 $\quad \text{else } i + (x \div j) \text{ endif}$

THEOREM: quotient-times
 $((j * i) \div j)$
 $= \text{if } j \simeq 0 \text{ then } 0$
 $\quad \text{else fix}(i) \text{ endif}$

THEOREM: quotient-add1-times
 $((1 + (j * i)) \div j)$
 $= \text{if } j \simeq 0 \text{ then } 0$
 $\quad \text{else } i + (1 \div j) \text{ endif}$

EVENT: Disable times.

THEOREM: times-distributes-over-remainder
 $((x * y) \text{ mod } (x * z)) = (x * (y \text{ mod } z))$

THEOREM: remainder-of-1
 $(1 \text{ mod } x)$
 $= \text{if } x = 1 \text{ then } 0$
 $\quad \text{else } 1 \text{ endif}$

THEOREM: remainder-crock1
 $((x \in \mathbf{N}) \wedge (x < z) \wedge (v \in \mathbf{N}) \wedge (z \in \mathbf{N}) \wedge (z \neq 0))$
 $\rightarrow (((1 + ((2 * x) + (2 * v * z))) \text{ mod } (2 * z))$
 $\quad = (1 + (2 * x)))$

THEOREM: times-2-distributes-over-remainder-add1
 $((1 + (2 * y)) \text{ mod } (2 * z)) = (1 + (2 * (y \text{ mod } z)))$

THEOREM: remainder-crock2
 $(v < \exp(2, \text{size} - 1))$
 $\rightarrow (((((2 * v) + (2 * w * \exp(2, \text{size} - 1)))$
 $\quad \text{mod } (2 * \exp(2, \text{size} - 1)))$
 $\quad = (2 * v))$

THEOREM: remainder-crock3

$$\begin{aligned} & ((x + (y - z)) \text{ mod } y) \\ = & \quad \text{if } (x + (y - z)) < y \text{ then } x + (y - z) \\ & \quad \text{elseif } y < z \text{ then } x \text{ mod } y \\ & \quad \text{else } (x - z) \text{ mod } y \text{ endif} \end{aligned}$$

THEOREM: remainder-of-0

$$(0 \text{ mod } x) = 0$$

THEOREM: remainder-crock4

$$\begin{aligned} & ((1 + (x + (y - z))) \text{ mod } y) \\ = & \quad \text{if } (1 + (x + (y - z))) < y \text{ then } 1 + (x + (y - z)) \\ & \quad \text{elseif } y < z \text{ then } (1 + x) \text{ mod } y \\ & \quad \text{elseif } z < (1 + x) \text{ then } (1 + (x - z)) \text{ mod } y \\ & \quad \text{else } 0 \text{ endif} \end{aligned}$$

THEOREM: quotient-2i-by-2

$$(((1 + (i + i)) \div 2) = \text{fix}(i)) \wedge (((i + i) \div 2) = \text{fix}(i))$$

THEOREM: remainder-2i-by-2

$$(((1 + (i + i)) \text{ mod } 2) = 1) \wedge (((i + i) \text{ mod } 2) = 0)$$

```
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;                                     boolean operations ;;
;;                                     ;;
;;                                     ;;
;;                                     ;;
;;                                     ;;
```

DEFINITION:

$$\begin{aligned} \text{xor}(x, y) \\ = & \quad \text{if } x \\ & \quad \text{then if } y \text{ then f} \\ & \quad \quad \text{else t endif} \\ & \quad \text{elseif } y \text{ then t} \\ & \quad \text{else f endif} \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{b-not}(x) \\ = & \quad \text{if } x \text{ then f} \\ & \quad \text{else t endif} \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{b-nand}(x, y) \\ = & \quad \text{if } x \\ & \quad \text{then if } y \text{ then f} \\ & \quad \quad \text{else t endif} \\ & \quad \text{else t endif} \end{aligned}$$

DEFINITION:
 $b\text{-nor}(x, y)$
 $= \text{if } x \text{ then f}$
 $\quad \text{elseif } y \text{ then f}$
 $\quad \text{else t endif}$

DEFINITION: $b\text{-and}(x, y) = (x \wedge y)$

DEFINITION: $b\text{-or}(x, y) = (x \vee y)$

DEFINITION:
 $b\text{-xor}(x, y)$
 $= \text{if } x$
 $\quad \text{then if } y \text{ then f}$
 $\quad \quad \text{else t endif}$
 $\quad \text{elseif } y \text{ then t}$
 $\quad \text{else f endif}$

DEFINITION:
 $b\text{-equiv}(x, y)$
 $= \text{if } x$
 $\quad \text{then if } y \text{ then t}$
 $\quad \quad \text{else f endif}$
 $\quad \text{elseif } y \text{ then f}$
 $\quad \text{else t endif}$

DEFINITION: $\text{boolp}(x) = (\text{truep}(x) \vee \text{falsep}(x))$

```
;;;;;;;;;;;;;;;;;;;;
;;;
;; primitive bit vector operations ;;
;; ;
;;;;;;;;;;;;;;;;;;;
```

EVENT: Add the shell $bitv$, with bottom object function symbol btm , with recognizer function symbol $bitvp$, and 2 accessors: bit , with type restriction (one-of truep falsep) and default value false; vec , with type restriction (one-of bitvp) and default value btm.

THEOREM: boolp-bit
 $\text{boolp}(\text{bit}(x))$

DEFINITION:
 $\text{fix-bv}(x)$
 $= \text{if } \text{bitvp}(x) \text{ then } x$
 $\quad \text{else BTM endif}$

DEFINITION:
 $\text{carry}(c)$
 $= \begin{cases} \text{if } c \text{ then } 1 \\ \text{else } 0 \end{cases} \text{endif}$

DEFINITION:
 $\text{size}(a)$
 $= \begin{cases} \text{if } \text{bitvp}(a) \\ \text{then if } a = \text{BTM} \text{ then } 0 \\ \text{else } 1 + \text{size}(\text{vec}(a)) \end{cases} \text{endif}$
 $\text{else } 0 \text{ endif}$

DEFINITION:
 $\text{trunc}(a, n)$
 $= \begin{cases} \text{if } n \simeq 0 \text{ then } \text{BTM} \\ \text{else } \text{bitv}(\text{bit}(a), \text{trunc}(\text{vec}(a), n - 1)) \end{cases} \text{endif}$

DEFINITION:
 $\text{compl}(x)$
 $= \begin{cases} \text{if } \text{bitvp}(x) \\ \text{then if } x = \text{BTM} \text{ then } \text{BTM} \\ \text{else } \text{bitv}(\neg \text{bit}(x), \text{compl}(\text{vec}(x))) \end{cases} \text{endif}$
 $\text{else } \text{BTM} \text{ endif}$

; IT MAY BE POSSIBLE TO ELIMINATE THE C FLG.

DEFINITION:
 $\text{incr}(c, x)$
 $= \begin{cases} \text{if } \text{bitvp}(x) \\ \text{then if } x = \text{BTM} \text{ then } \text{BTM} \\ \text{else } \text{bitv}(\text{xor}(c, \text{bit}(x)), \text{incr}(c \wedge \text{bit}(x), \text{vec}(x))) \end{cases} \text{endif}$
 $\text{else } \text{BTM} \text{ endif}$

DEFINITION:
 $\text{bitn}(x, n)$
 $= \begin{cases} \text{if } n \simeq 0 \text{ then } \text{f} \\ \text{elseif } n = 1 \text{ then } \text{bit}(x) \\ \text{else } \text{bitn}(\text{vec}(x), n - 1) \end{cases} \text{endif}$

DEFINITION:
 $\text{btmp}(a)$
 $= \begin{cases} \text{if } \text{bitvp}(a) \text{ then } a = \text{BTM} \\ \text{else } \text{t} \end{cases} \text{endif}$

DEFINITION:
 $\text{all-zerosp}(a)$
 $= \text{if bitvp}(a)$
 $\quad \text{then if } a = \text{BTM} \text{ then t}$
 $\quad \quad \text{else } (\neg \text{bit}(a)) \wedge \text{all-zerosp}(\text{vec}(a)) \text{ endif}$
 $\quad \text{else t endif}$

DEFINITION:
 $\text{all-onesp}(a)$
 $= \text{if bitvp}(a)$
 $\quad \text{then if } a = \text{BTM} \text{ then t}$
 $\quad \quad \text{else bit}(a) \wedge \text{all-onesp}(\text{vec}(a)) \text{ endif}$
 $\quad \text{else t endif}$

THEOREM: size-of-trunc
 $\text{size}(\text{trunc}(a, n)) = \text{fix}(n)$

THEOREM: size-of-compl
 $\text{size}(\text{compl}(a)) = \text{size}(a)$

THEOREM: size-of-incr
 $\text{size}(\text{incr}(c, a)) = \text{size}(a)$

THEOREM: incr-f-noop
 $\text{incr}(\mathbf{f}, a) = \text{fix-bv}(a)$

THEOREM: size-0
 $(\text{size}(x) = 0) = \text{btmp}(x)$

```
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;                                     ;;
;;      Definitions about logical functions    ;;
;;                                     ;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
```

DEFINITION:
 $\text{v-not}(a)$
 $= \text{if bitvp}(a)$
 $\quad \text{then if } a = \text{BTM} \text{ then BTM}$
 $\quad \quad \text{else bitv}(\neg \text{bit}(a), \text{v-not}(\text{vec}(a))) \text{ endif}$
 $\quad \text{else BTM endif}$

DEFINITION:

v-or (a, b)
= **if** bitvp (a)
 then if $a = \text{BTM}$ **then** BTM
 else bitv (bit (a) \vee bit (b), v-or (vec (a), vec (b))) **endif**
 else BTM **endiff**

DEFINITION:

v-and (a, b)
= **if** bitvp (a)
 then if $a = \text{BTM}$ **then** BTM
 else bitv (bit (a) \wedge bit (b), v-and (vec (a), vec (b))) **endif**
 else BTM **endiff**

DEFINITION:

v-xor (a, b)
= **if** bitvp (a)
 then if $a = \text{BTM}$ **then** BTM
 else bitv (xor (bit (a), bit (b)), v-xor (vec (a), vec (b))) **endif**
 else BTM **endiff**

DEFINITION:

bv-not (a)
= **if** bitvp (a)
 then if $a = \text{BTM}$ **then** BTM
 else bitv (b-not (bit (a)), bv-not (vec (a))) **endif**
 else BTM **endiff**

DEFINITION:

bv-or (a, b)
= **if** bitvp (a)
 then if $a = \text{BTM}$ **then** BTM
 else bitv (b-or (bit (a), bit (b)), bv-or (vec (a), vec (b))) **endif**
 else BTM **endiff**

DEFINITION:

bv-and (a, b)
= **if** bitvp (a)
 then if $a = \text{BTM}$ **then** BTM
 else bitv (b-and (bit (a), bit (b)), bv-and (vec (a), vec (b))) **endif**
 else BTM **endiff**

DEFINITION:

bv-xor (a, b)
= **if** bitvp (a)

```

then if  $a = \text{BTM}$  then BTM
      else bitv (b-xor (bit ( $a$ ), bit ( $b$ )), bv-xor (vec ( $a$ ), vec ( $b$ ))) endif
    else BTM endif

;;;
;; TC numbers and their operations ;;
;;;

;;;;

```

DEFINITION:

$$\text{tcp} (x) = ((x \in \mathbf{N}) \vee (\text{negativevp} (x) \wedge (\text{negative-guts} (x) \not\simeq 0)))$$

DEFINITION:

```

tc-in-rangep ( $x, n$ )
= if  $n \simeq 0$  then f
   elseif negativevp ( $x$ ) then exp (2,  $n - 1$ )  $\not\prec$  negative-guts ( $x$ )
   else  $x < \exp (2, n - 1)$  endif
```

DEFINITION:

```

add ( $x, y$ )
= if negativevp ( $x$ )
   then if negativevp ( $y$ ) then  $- (\text{negative-guts} (x) + \text{negative-guts} (y))$ 
      elseif  $y < \text{negative-guts} (x)$  then  $- (\text{negative-guts} (x) - y)$ 
      else  $y - \text{negative-guts} (x)$  endif
   elseif negativevp ( $y$ )
   then if  $x < \text{negative-guts} (y)$  then  $- (\text{negative-guts} (y) - x)$ 
      else  $x - \text{negative-guts} (y)$  endif
   else  $x + y$  endif
```

THEOREM: commutativity2-of-add

$$\text{add} (x, \text{add} (y, z)) = \text{add} (y, \text{add} (x, z))$$

THEOREM: commutativity-of-add

$$\text{add} (x, y) = \text{add} (y, x)$$

THEOREM: associativity-of-add

$$\text{add} (\text{add} (x, y), z) = \text{add} (x, \text{add} (y, z))$$

THEOREM: add-with-carry-of-negatives-is-negative

$$(\text{tcp} (x) \wedge \text{tcp} (y) \wedge \text{negativevp} (x) \wedge \text{negativevp} (y)) \\ \rightarrow \text{negativevp} (\text{add} (x, \text{add} (y, \text{carry} (c))))$$

THEOREM: add-with-carry-of-non-negatives-is-non-negative

$$(\text{tcp}(x) \wedge \text{tcp}(y) \wedge (\neg \text{negativep}(x)) \wedge (\neg \text{negativep}(y)))$$

 $\rightarrow (\neg \text{negativep}(\text{add}(x, \text{add}(y, \text{carry}(c))))))$

THEOREM: overflow-lemma1

$$\begin{aligned} & (\text{tcp}(x) \\ & \wedge \text{tcp}(y) \\ & \wedge \text{tc-in-rangep}(x, n) \\ & \wedge \text{tc-in-rangep}(y, n) \\ & \wedge \text{negativep}(\text{add}(x, \text{add}(y, \text{carry}(c)))))) \\ & \rightarrow (\neg \text{negativep}(\text{add}(x, \text{add}(y, \text{add}(\text{carry}(c), \exp(2, n)))))) \end{aligned}$$

THEOREM: overflow-lemma2

$$\begin{aligned} & (\text{tcp}(x) \\ & \wedge \text{tcp}(y) \\ & \wedge \text{tc-in-rangep}(x, n) \\ & \wedge \text{tc-in-rangep}(y, n) \\ & \wedge (\neg \text{negativep}(\text{add}(x, \text{add}(y, \text{carry}(c)))))) \\ & \rightarrow \text{negativep}(\text{add}(x, \text{add}(y, \text{add}(\text{carry}(c), -\exp(2, n)))))) \end{aligned}$$

THEOREM: opposite-signs-implies-tc-in-rangep

$$\begin{aligned} & (\text{tcp}(x) \\ & \wedge \text{tcp}(y) \\ & \wedge \text{tc-in-rangep}(x, n) \\ & \wedge \text{tc-in-rangep}(y, n) \\ & \wedge \text{negativep}(x) \\ & \wedge (\neg \text{negativep}(y))) \\ & \rightarrow \text{tc-in-rangep}(\text{add}(x, \text{add}(y, \text{carry}(c))), n) \end{aligned}$$

THEOREM: opposite-signs-implies-tc-in-rangep-commuted

$$\begin{aligned} & (\text{tcp}(x) \\ & \wedge \text{tcp}(y) \\ & \wedge \text{tc-in-rangep}(x, n) \\ & \wedge \text{tc-in-rangep}(y, n) \\ & \wedge \text{negativep}(x) \\ & \wedge (\neg \text{negativep}(y))) \\ & \rightarrow \text{tc-in-rangep}(\text{add}(y, \text{add}(x, \text{carry}(c))), n) \end{aligned}$$

```
;;;;;;;;;;;;;;;;;;;;
;;
;;          Mapping Functions between BV, NAT, and TC
;;
;;;;;;;;;;;;;;;;;;;;

```

DEFINITION:

```
nat-to-bv ( $n$ ,  $size$ )
= if  $size \simeq 0$  then BTM
  else bitv (if  $(n \text{ mod } 2) \simeq 0$  then f
    else t endif,
    nat-to-bv ( $n \div 2$ ,  $size - 1$ ) endif
```

DEFINITION:

```
bv-to-nat ( $x$ )
= if bitvp ( $x$ )
  then if  $x = \text{BTM}$  then 0
    else if bit ( $x$ ) then 1
      else 0 endif
      +  $(2 * \text{bv-to-nat}(\text{vec}(x)))$  endif
  else 0 endif
```

DEFINITION:

```
tc-to-bv ( $x$ ,  $size$ )
= if negativep ( $x$ ) then incr (t, compl (nat-to-bv (negative-guts ( $x$ ),  $size$ )))
  else nat-to-bv ( $x$ ,  $size$ ) endif
```

DEFINITION:

```
bv-to-tc ( $x$ )
= if bitn ( $x$ , size ( $x$ )) then - bv-to-nat (incr (t, compl ( $x$ )))
  else bv-to-nat ( $x$ ) endif
```

DEFINITION:

```
nat-to-tc ( $n$ ,  $size$ )
= if  $n < \exp(2, size - 1)$  then  $n$ 
  else  $-(\exp(2, size) - n)$  endif
```

DEFINITION:

```
tc-to-nat ( $n$ ,  $size$ )
= if negativep ( $n$ ) then  $\exp(2, size) - \text{negative-guts}(n)$ 
  else  $n$  endif
```

```
;;;;;;;;;;;;;;;;;;
;; ; Elementary Properties of Mapping Functions ;;
;; ;;;;;;;;;;;;;;;;;;;;
```

THEOREM: size-of-nat-to-bv
 $\text{size}(\text{nat-to-bv}(n , $size$)) = \text{fix}(\mathit{size})$

THEOREM: size-of-tc-to-bv
 $\text{size}(\text{tc-to-bv}(x, \text{size})) = \text{fix}(\text{size})$

THEOREM: bv-to-nat-of-incr
 $\text{bv-to-nat}(\text{incr}(\mathbf{t}, a))$
 $= \begin{cases} \text{if all-onesp}(a) \text{ then } 0 \\ \text{else } 1 + \text{bv-to-nat}(a) \text{ endif} \end{cases}$

THEOREM: bitn-implies-compl-not-all-onesp
 $\text{bitn}(a, i) \rightarrow (\neg \text{all-onesp}(\text{compl}(a)))$

THEOREM: upper-bound-on-bv-to-nat
 $\text{bv-to-nat}(a) < \exp(2, \text{size}(a))$

THEOREM: bv-to-nat-of-compl
 $\text{bv-to-nat}(\text{compl}(a)) = ((\exp(2, \text{size}(a)) - 1) - \text{bv-to-nat}(a))$

THEOREM: bv-to-nat-to-tc-lemma1
 $\text{bitn}(a, \text{size}(a))$
 $\rightarrow (\text{bv-to-nat}(\text{incr}(\mathbf{t}, \text{compl}(a))) = (\exp(2, \text{size}(a)) - \text{bv-to-nat}(a)))$

THEOREM: bv-to-nat-to-tc-lemma2
 $\text{bitn}(a, \text{size}(a))$
 $= \begin{cases} \text{if size}(a) \simeq 0 \text{ then f} \\ \text{else } \text{bv-to-nat}(a) \not< \exp(2, \text{size}(a) - 1) \text{ endif} \end{cases}$

THEOREM: bv-to-nat-of-trunc
 $\text{bv-to-nat}(\text{trunc}(a, n)) = (\text{bv-to-nat}(a) \text{ mod } \exp(2, n))$

THEOREM: all-onesp-of-compl
 $\text{all-onesp}(\text{compl}(a)) = (\text{bv-to-nat}(a) = 0)$

THEOREM: tcp-bv-to-tc
 $\text{tcp}(\text{bv-to-tc}(a))$

THEOREM: upper-bound-on-non-negative-bv-to-nat
 $(\text{bitvp}(a) \wedge (a \neq \text{BTM}) \wedge (\neg \text{bitn}(a, \text{size}(a))))$
 $\rightarrow (\text{bv-to-nat}(a) < \exp(2, \text{size}(a) - 1))$

THEOREM: lower-bound-on-negative-bv-to-nat
 $(\text{bitvp}(a) \wedge (a \neq \text{BTM}) \wedge \text{bitn}(a, \text{size}(a)))$
 $\rightarrow (\text{bv-to-nat}(a) \not< \exp(2, \text{size}(a) - 1))$

THEOREM: tc-in-rangep-of-bv-to-tc
 $(n = \text{size}(a))$
 $\rightarrow (\text{tc-in-rangep}(\text{bv-to-tc}(a), n) = (\text{bitvp}(a) \wedge (a \neq \text{BTM})))$

THEOREM: bitn-means-negativep
 $(n = \text{size}(a)) \rightarrow (\text{bitn}(a, n) = \text{negativep}(\text{bv-to-tc}(a)))$

EVENT: Disable bitn-means-negativep.

```
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;
;;           Relationship between TC and NAT addition
;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

THEOREM: plus-to-add
 $(\text{tcp}(x) \wedge \text{tcp}(y) \wedge \text{tc-in-rangep}(x, n) \wedge \text{tc-in-rangep}(y, n))$
 $\rightarrow (\text{nat-to-tc}((\text{carry}(c) + \text{tc-to-nat}(x, n) + \text{tc-to-nat}(y, n))$
 $\quad \text{mod } \exp(2, n),$
 $\quad n))$
 $= \text{if } \text{tc-in-rangep}(\text{add}(x, \text{add}(y, \text{carry}(c))), n)$
 $\quad \text{then } \text{add}(x, \text{add}(y, \text{carry}(c)))$
 $\quad \text{elseif } \text{negativep}(\text{add}(x, \text{add}(y, \text{carry}(c))))$
 $\quad \text{then } \text{add}(x, \text{add}(y, \text{add}(\text{carry}(c), \exp(2, n))))$
 $\quad \text{else } \text{add}(x, \text{add}(y, \text{add}(\text{carry}(c), -\exp(2, n)))) \text{endif})$

```
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;
;;           Fundamental Relationships between the Mapping Functions
;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

THEOREM: bv-to-nat-to-bv
 $(\text{size} = \text{size}(a)) \rightarrow (\text{nat-to-bv}(\text{bv-to-nat}(a), \text{size}) = \text{fix-bv}(a))$

THEOREM: bv-to-nat-to-tc
 $\text{bv-to-tc}(a) = \text{nat-to-tc}(\text{bv-to-nat}(a), \text{size}(a))$

EVENT: Disable bv-to-nat-to-tc.

THEOREM: nat-to-bv-to-nat
 $\text{bv-to-nat}(\text{nat-to-bv}(n, \text{size})) = (n \text{ mod } \exp(2, \text{size}))$

THEOREM: tc-to-bv-to-nat
 $(\text{tcp}(x) \wedge \text{tc-in-rangep}(x, n))$
 $\rightarrow (\text{tc-to-nat}(x, n) = \text{bv-to-nat}(\text{tc-to-bv}(x, n)))$

EVENT: Disable tc-to-bv-to-nat.

THEOREM: bv-to-
 $(n = \text{size}(a)) \rightarrow (\text{tc-to-nat}(\text{bv-to-tc}(a), n) = \text{bv-to-nat}(a))$

EVENT: Disable bv-to-tc-to-nat.

THEOREM: incr-compl-nat-to-bv-0
 $\text{incr}(\mathbf{t}, \text{compl}(\text{nat-to-bv}(0, \text{size}(x)))) = \text{nat-to-bv}(0, \text{size}(x))$

THEOREM: bitn-on-implies-non-0
 $\text{bitn}(a, n) \rightarrow (\text{bv-to-nat}(a) \neq 0)$

THEOREM: bv-to-tc-to-bv
 $(size = size(a)) \rightarrow (tc-to-bv(bv-to-tc(a), size) = fix-bv(a))$

THEOREM: embed-in-nat-to-bv
 $(x = y) \rightarrow (\text{nat-to-bv}(x, n) = \text{nat-to-bv}(y, n))$

THEOREM: `embed-in-tc-to-bv`

$$(x = y) \rightarrow (\text{tc-to-bv}(x, n) = \text{tc-to-bv}(y, n))$$

DEFINITION:

```

        b-and (bit (b), c))),  

        vec (a),  

        vec (b))) endif  

else bitv (c, BTM) endif
```

DEFINITION:

bv-adder-output (c, a, b) = trunc (bv-adder (c, a, b), size (a))

DEFINITION:

bv-adder-carry-out (c, a, b) = bitn (bv-adder (c, a, b), $1 + \text{size} (a)$)

DEFINITION:

bv-adder-overflowp (c, a, b)
= b-and (b-equiv (bitn ($a, \text{size} (a)$), bitn ($b, \text{size} (b)$)),
b-xor (bitn ($a, \text{size} (a)$), bitn (bv-adder-output (c, a, b), size (a))))

```
;;;;;;;;;;;;;;;;;;;;
;;
;;          Fundamental Properties of BV-ADDER
;;
;;;;
;;;;;;
```

THEOREM: size-of-bv-adder

size (bv-adder (c, a, b)) = ($1 + \text{size} (a)$)

THEOREM: bv-to-nat-of-bv-adder

(bitvp (a) \wedge bitvp (b) \wedge (size (a) = size (b)) \wedge boolep (c))
 \rightarrow (bv-to-nat (bv-adder (c, a, b)))
= (bv-to-nat (a) + bv-to-nat (b) + carry (c)))

```
; From here on we use only the above two lemmas about BV-ADDER
; The definition of BV-ADDER is disabled and henceforth any adder
; with the two properties above would suffice.
```

EVENT: Disable bv-adder.

THEOREM: bv-adder-non-btm

bv-adder (c, a, b) \neq BTM

THEOREM: size-bv-adder-output

size (bv-adder-output (c, a, b)) = size (a)

```
;;;;;;;;;;;;;;;;
;;
;;          NAT view of BV-ADDER
;;
;;;
;;;;;;;;;;;;;;;
```

THEOREM: nat-interpretation-of-bv-adder-output
 $(\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b)) \wedge \text{boolp}(c))$
 $\rightarrow (\text{bv-to-nat}(\text{bv-adder-output}(c, a, b)))$
 $= \text{if } (\text{bv-to-nat}(a) + \text{bv-to-nat}(b) + \text{carry}(c))$
 $< \exp(2, \text{size}(a))$
 $\text{then } \text{bv-to-nat}(a) + \text{bv-to-nat}(b) + \text{carry}(c)$
 $\text{else } (\text{bv-to-nat}(a) + \text{bv-to-nat}(b) + \text{carry}(c))$
 $\text{mod } \exp(2, \text{size}(a)) \text{endif}$

EVENT: Disable nat-interpretation-of-bv-adder-output.

THEOREM: nat-bv-adder-output-seen-as-bit-vector
 $(\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b)) \wedge \text{boolp}(c))$
 $\rightarrow (\text{bv-adder-output}(c, a, b))$
 $= \text{if } (\text{bv-to-nat}(a) + \text{bv-to-nat}(b) + \text{carry}(c))$
 $< \exp(2, \text{size}(a))$
 $\text{then } \text{nat-to-bv}(\text{bv-to-nat}(a) + \text{bv-to-nat}(b) + \text{carry}(c),$
 $\text{size}(a))$
 $\text{else } \text{nat-to-bv}((\text{bv-to-nat}(a)$
 $+ \text{bv-to-nat}(b)$
 $+ \text{carry}(c))$
 $\text{mod } \exp(2, \text{size}(a)),$
 $\text{size}(a)) \text{endif}$

EVENT: Disable nat-bv-adder-output-seen-as-bit-vector.

THEOREM: nat-interpretation-of-bv-adder-carry-out
 $(\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b)) \wedge \text{boolp}(c))$
 $\rightarrow (\text{bv-adder-carry-out}(c, a, b))$
 $= ((\text{bv-to-nat}(a) + \text{bv-to-nat}(b) + \text{carry}(c))$
 $\not< \exp(2, \text{size}(a))))$

EVENT: Disable nat-interpretation-of-bv-adder-carry-out.

```
;;;;;;;;;;;;;;;
```

```
;;
;;          TC view of BV-ADDER
;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
```

THEOREM: tc-interpretation-of-bv-adder-output-lemma1
 $(\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b)) \wedge \text{boolp}(c))$
 $\rightarrow (\text{bv-to-tc}(\text{trunc}(\text{bv-adder}(c, a, b), \text{size}(a)))$
 $= \text{nat-to-tc}((\text{carry}(c) + \text{bv-to-nat}(a) + \text{bv-to-nat}(b))$
 $\quad \text{mod } \exp(2, \text{size}(a)),$
 $\quad \text{size}(a)))$

THEOREM: tc-interpretation-of-bv-adder-output
 $(\text{bitvp}(a)$
 $\wedge \text{bitvp}(b)$
 $\wedge (a \neq \text{BTM})$
 $\wedge (b \neq \text{BTM})$
 $\wedge (\text{size}(a) = \text{size}(b))$
 $\wedge \text{boolp}(c))$
 $\rightarrow (\text{bv-to-tc}(\text{bv-adder-output}(c, a, b)))$
 $= \text{if tc-in-rangep}(\text{add}(\text{bv-to-tc}(a), \text{add}(\text{bv-to-tc}(b), \text{carry}(c))),$
 $\quad \text{size}(a))$
 $\quad \text{then add}(\text{bv-to-tc}(a), \text{add}(\text{bv-to-tc}(b), \text{carry}(c)))$
 $\quad \text{elseif negativep}(\text{add}(\text{bv-to-tc}(a), \text{add}(\text{bv-to-tc}(b), \text{carry}(c))))$
 $\quad \text{then add}(\text{bv-to-tc}(a),$
 $\quad \quad \text{add}(\text{bv-to-tc}(b), \text{add}(\text{carry}(c), \exp(2, \text{size}(a)))))$
 $\quad \text{else add}(\text{bv-to-tc}(a),$
 $\quad \quad \text{add}(\text{bv-to-tc}(b),$
 $\quad \quad \text{add}(\text{carry}(c), -\exp(2, \text{size}(a)))) \text{ endif})$

EVENT: Disable tc-interpretation-of-bv-adder-output-lemma1.

EVENT: Disable tc-interpretation-of-bv-adder-output.

THEOREM: tc-bv-adder-output-seen-as-bit-vector-lemma1
 $(\text{bitvp}(a)$
 $\wedge \text{bitvp}(b)$
 $\wedge (a \neq \text{BTM})$
 $\wedge (b \neq \text{BTM})$
 $\wedge (\text{size}(a) = \text{size}(b))$
 $\wedge \text{boolp}(c))$
 $\rightarrow (\text{tc-to-bv}(\text{bv-to-tc}(\text{bv-adder-output}(c, a, b)),$
 $\quad \text{size}(\text{bv-adder-output}(c, a, b)))$

```

= tc-to-bv (if tc-in-rangep (add (bv-to-tc (a),
                                     add (bv-to-tc (b), carry (c))),
                                     size (a))
then add (bv-to-tc (a), add (bv-to-tc (b), carry (c)))
elseif negativep (add (bv-to-tc (a),
                         add (bv-to-tc (b), carry (c))))
then add (bv-to-tc (a),
            add (bv-to-tc (b),
                  add (carry (c), exp (2, size (a)))))
else add (bv-to-tc (a),
            add (bv-to-tc (b),
                  add (carry (c), - exp (2, size (a)))) endif,
            size (a)))

```

EVENT: Disable tc-bv-adder-output-seen-as-bit-vector-lemma1.

THEOREM: tc-bv-adder-output-seen-as-bit-vector

```

(bitvp (a)
 $\wedge$  bitvp (b)
 $\wedge$  (a  $\neq$  BTM)
 $\wedge$  (b  $\neq$  BTM)
 $\wedge$  (size (a) = size (b))
 $\wedge$  boolexp (c))
 $\rightarrow$  (bv-adder-output (c, a, b)
= tc-to-bv (if tc-in-rangep (add (bv-to-tc (a),
                                    add (bv-to-tc (b), carry (c))),
                                    size (a))
then add (bv-to-tc (a), add (bv-to-tc (b), carry (c)))
elseif negativep (add (bv-to-tc (a),
                         add (bv-to-tc (b), carry (c))))
then add (bv-to-tc (a),
            add (bv-to-tc (b),
                  add (carry (c), exp (2, size (a)))))
else add (bv-to-tc (a),
            add (bv-to-tc (b),
                  add (carry (c), - exp (2, size (a)))) endif,
            size (a)))

```

EVENT: Disable tc-bv-adder-output-seen-as-bit-vector.

THEOREM: tc-interpretation-of-bv-adder-overflowp

```

(bitvp (a)
 $\wedge$  bitvp (b)

```

$$\begin{aligned} & \wedge (\text{size}(a) = \text{size}(b)) \\ & \wedge \text{boolp}(c) \\ & \wedge (a \neq \text{BTM}) \\ & \wedge (b \neq \text{BTM})) \\ \rightarrow & (\text{bv-adder-overflowp}(c, a, b) \\ = & (\neg \text{tc-in-rangep}(\text{add}(\text{bv-to-tc}(a), \text{add}(\text{bv-to-tc}(b), \text{carry}(c))), \\ & \text{size}(a)))) \end{aligned}$$

EVENT: Disable tc-interpretation-of-bv-adder-overflowp.

```
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;
;;          Definitions and lemmas about subtraction functions      ;;
;;;;
;;;;
; (defn bv-subtractor (c a b)      ; B - A - C
;   (bv-adder (b-not c)
;             (bv-not a)
;             b))
```

DEFINITION:

$\text{bv-subtractor-output}(c, a, b) = \text{bv-adder-output}(\text{b-not}(c), \text{bv-not}(a), b)$

DEFINITION:

$\text{bv-subtractor-carry-out}(c, a, b) = \text{b-not}(\text{bv-adder-carry-out}(\text{b-not}(c), \text{bv-not}(a), b))$

DEFINITION:

$\text{bv-subtractor-overflowp}(c, a, b) = \text{bv-adder-overflowp}(\text{b-not}(c), \text{bv-not}(a), b)$

THEOREM: bv-not-is-compl

$\text{bv-not}(a) = \text{compl}(a)$

THEOREM: subtract-lemma1

$(\text{size}(b) = \text{size}(a)) \rightarrow (((\text{bv-to-nat}(b) - \text{bv-to-nat}(a)) < \exp(2, \text{size}(a))) = \mathbf{t})$

THEOREM: subtract-lemma2

$((b \not\simeq 0) \wedge ((b - 1) \not\prec a)) \rightarrow (((b + ((n - 1) - a)) < n) = \mathbf{f})$

THEOREM: subtract-lemma3

$((b \not\simeq 0) \wedge ((b - 1) \not\prec a) \wedge (a < n)) \rightarrow (((b + ((n - 1) - a)) - n) = ((b - 1) - a))$

THEOREM: subtract-lemma4

$$\begin{aligned} & (\text{size}(b) = \text{size}(a)) \\ \rightarrow & (((\text{bv-to-nat}(b) - 1) - \text{bv-to-nat}(a)) < \exp(2, \text{size}(a))) = \mathbf{t} \end{aligned}$$

THEOREM: size-bv-subtracter-output

$$\text{size}(\text{bv-subtracter-output}(c, a, b)) = \text{size}(a)$$

```
;;;;;;;;;;;;;;;;;;;;
;;
;;          NAT view of BV-SUBTRACTER
;;
;;;;
;;;;;;;
```

THEOREM: nat-interpretation-of-bv-subtracter-output

$$\begin{aligned} & (\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b)) \wedge \text{boolp}(c)) \\ \rightarrow & (\text{bv-to-nat}(\text{bv-subtracter-output}(c, a, b)) \\ = & \mathbf{if} \text{ bv-to-nat}(b) \not< (\text{bv-to-nat}(a) + \text{carry}(c)) \\ & \mathbf{then} \text{ bv-to-nat}(b) - (\text{bv-to-nat}(a) + \text{carry}(c)) \\ & \mathbf{else} \exp(2, \text{size}(a)) \\ & \quad - ((\text{bv-to-nat}(a) + \text{carry}(c)) \\ & \quad \quad - \text{bv-to-nat}(b)) \mathbf{endif} \end{aligned}$$

EVENT: Disable nat-interpretation-of-bv-subtracter-output.

THEOREM: nat-bv-subtracter-output-seen-as-bit-vector

$$\begin{aligned} & (\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b)) \wedge \text{boolp}(c)) \\ \rightarrow & (\text{bv-subtracter-output}(c, a, b)) \\ = & \mathbf{if} \text{ bv-to-nat}(b) \not< (\text{bv-to-nat}(a) + \text{carry}(c)) \\ & \mathbf{then} \text{nat-to-bv}(\text{bv-to-nat}(b) - (\text{bv-to-nat}(a) + \text{carry}(c)), \\ & \quad \quad \quad \text{size}(a)) \\ & \mathbf{else} \text{nat-to-bv}(\exp(2, \text{size}(a)) \\ & \quad \quad \quad - ((\text{bv-to-nat}(a) + \text{carry}(c)) \\ & \quad \quad \quad \quad - \text{bv-to-nat}(b)), \\ & \quad \quad \quad \quad \text{size}(a)) \mathbf{endif} \end{aligned}$$

EVENT: Disable nat-bv-subtracter-output-seen-as-bit-vector.

THEOREM: equal-lessp-hack

$$\begin{aligned} & ((x < y) = z) \\ = & \mathbf{if} x < y \mathbf{then} z = \mathbf{t} \\ & \mathbf{else} z = \mathbf{f} \mathbf{endif} \end{aligned}$$

THEOREM: nat-interpretation-of-bv-subtracter-carry-out
 $(\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b)) \wedge \text{boolp}(c))$
 $\rightarrow (\text{bv-subtracter-carry-out}(c, a, b))$
 $= (\text{bv-to-nat}(b) < (\text{bv-to-nat}(a) + \text{carry}(c)))$

EVENT: Disable nat-interpretation-of-bv-subtracter-carry-out.

```
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;                                     ;;
;;          TC view of BV-SUBTRACTER   ;;
;;                                     ;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
```

DEFINITION:

$\text{tc-minus}(x)$
 $= \text{if negativep}(x) \text{ then negative-guts}(x)$
 $\quad \text{elseif } x \simeq 0 \text{ then } 0$
 $\quad \text{else } -x \text{ endif}$

THEOREM: tc-minus-add
 $\text{tc-minus}(\text{add}(x, y)) = \text{add}(\text{tc-minus}(x), \text{tc-minus}(y))$

THEOREM: bitn-compl
 $((n \not\simeq 0) \wedge (\text{size}(a) \not\prec n)) \rightarrow (\text{bitn}(\text{compl}(a), n) = (\neg \text{bitn}(a, n)))$

```
; (prove-lemma bitn-on-implies-non-0 (rewrite)
;  (implies (bitn a n) (not (equal (bv-to-nat a) 0))))
```

THEOREM: equal-difference-0
 $((x - y) = 0) = (y \not\prec x)$

THEOREM: top-bit-off-implies-smaller
 $(\text{bitvp}(a) \wedge (a \neq \text{BTM}) \wedge (\neg \text{bitn}(a, \text{size}(a))))$
 $\rightarrow (\text{bv-to-nat}(a) < (\exp(2, \text{size}(a)) - 1))$

THEOREM: tc-minus-bv-to-tc
 $(\text{bitvp}(a) \wedge (a \neq \text{BTM}))$
 $\rightarrow (\text{tc-minus}(\text{bv-to-tc}(a)))$
 $= \text{if } \text{bv-to-tc}(a) = 0 \text{ then } 0$
 $\quad \text{else add}(1, \text{bv-to-tc}(\text{compl}(a))) \text{ endif}$

DEFINITION:

$\text{tc-fix}(x)$
 $= \text{if } \text{tcp}(x) \text{ then } x$
 $\text{else } 0 \text{ endif}$

THEOREM: tcp-add

$$(\text{tcp}(x) \rightarrow \text{tcp}(\text{add}(x, y))) \wedge (\text{tcp}(y) \rightarrow \text{tcp}(\text{add}(x, y)))$$

THEOREM: add-0

$$\text{add}(0, x) = \text{tc-fix}(x)$$

THEOREM: add-1-1

$$\text{add}(1, \text{add}(-1, x)) = \text{tc-fix}(x)$$

THEOREM: bv-to-tc-compl-0

$$\begin{aligned} & (\text{bitvp}(a) \wedge (a \neq \text{BTM}) \wedge (\text{bv-to-tc}(a) = 0)) \\ \rightarrow & (\text{bv-to-tc}(\text{compl}(a)) = -1) \end{aligned}$$

THEOREM: tc-minus-add-carry

$$\begin{aligned} & (\text{bitvp}(a) \wedge (a \neq \text{BTM})) \\ \rightarrow & (\text{tc-minus}(\text{add}(\text{bv-to-tc}(a), \text{carry}(c)))) \\ = & \text{add}(\text{bv-to-tc}(\text{compl}(a)), \text{carry}(\neg c)) \end{aligned}$$

THEOREM: boolep-b-not

$$\text{boolep}(\text{b-not}(x))$$

THEOREM: compl-not-btm

$$(\text{compl}(a) = \text{BTM}) = ((\neg \text{bitvp}(a)) \vee (a = \text{BTM}))$$

THEOREM: tc-interpretation-of-bv-subtractor-output

$$\begin{aligned} & (\text{bitvp}(a) \\ \wedge & \text{bitvp}(b) \\ \wedge & (a \neq \text{BTM}) \\ \wedge & (b \neq \text{BTM}) \\ \wedge & (\text{size}(a) = \text{size}(b)) \\ \wedge & \text{boolep}(c)) \\ \rightarrow & (\text{bv-to-tc}(\text{bv-subtractor-output}(c, a, b)) \\ = & \text{if } \text{tc-in-rangep}(\text{add}(\text{bv-to-tc}(b), \\ & \quad \text{tc-minus}(\text{add}(\text{bv-to-tc}(a), \text{carry}(c))), \\ & \quad \text{size}(a))) \\ & \text{then } \text{add}(\text{bv-to-tc}(b), \text{tc-minus}(\text{add}(\text{bv-to-tc}(a), \text{carry}(c)))) \\ & \text{elseif } \text{negativep}(\text{add}(\text{bv-to-tc}(b), \\ & \quad \text{tc-minus}(\text{add}(\text{bv-to-tc}(a), \text{carry}(c))))) \\ & \text{then } \text{add}(\text{bv-to-tc}(b), \\ & \quad \text{add}(\text{exp}(2, \text{size}(a)), \end{aligned}$$

```

        tc-minus (add (bv-to-tc (a), carry (c))))
else add (bv-to-tc (b),
           add (− exp (2, size (a)),
                 tc-minus (add (bv-to-tc (a), carry (c))))) endif)

```

EVENT: Disable tc-interpretation-of-bv-subtracter-output.

THEOREM: tc-bv-subtracter-output-seen-as-bit-vector-lemma1

```

(bitvp (a)
      ∧ bitvp (b)
      ∧ (a ≠ BTM)
      ∧ (b ≠ BTM)
      ∧ (size (a) = size (b))
      ∧ boolep (c))
→ (tc-to-bv (bv-to-tc (bv-subtracter-output (c, a, b)),
                     size (bv-subtracter-output (c, a, b)))
            = tc-to-bv (if tc-in-rangep (add (bv-to-tc (b),
                                              tc-minus (add (bv-to-tc (a),
                                                               carry (c)))),
                                              size (a))
                         then add (bv-to-tc (b),
                                   tc-minus (add (bv-to-tc (a), carry (c))))
                         elseif negativep (add (bv-to-tc (b),
                                   tc-minus (add (bv-to-tc (a),
                                                               carry (c)))))
                         then add (bv-to-tc (b),
                                   add (exp (2, size (a)),
                                         tc-minus (add (bv-to-tc (a), carry (c)))))
                         else add (bv-to-tc (b),
                                   add (− exp (2, size (a)),
                                         tc-minus (add (bv-to-tc (a), carry (c)))) endif,
                                   size (a)))

```

EVENT: Disable tc-bv-subtracter-output-seen-as-bit-vector-lemma1.

THEOREM: tc-bv-subtracter-output-seen-as-bit-vector

```

(bitvp (a)
      ∧ bitvp (b)
      ∧ (a ≠ BTM)
      ∧ (b ≠ BTM)
      ∧ (size (a) = size (b))
      ∧ boolep (c))
→ (bv-subtracter-output (c, a, b)

```

```

=  if tc-in-rangep (add (bv-to-tc (b),
                           tc-minus (add (bv-to-tc (a), carry (c)))),
                           size (a))
then tc-to-bv (add (bv-to-tc (b),
                           tc-minus (add (bv-to-tc (a), carry (c)))),
                           size (a))
elseif negativep (add (bv-to-tc (b),
                           tc-minus (add (bv-to-tc (a), carry (c)))))
then tc-to-bv (add (bv-to-tc (b),
                           add (exp (2, size (a)),
                           tc-minus (add (bv-to-tc (a), carry (c)))),
                           size (a)))
else tc-to-bv (add (bv-to-tc (b),
                           add (- exp (2, size (a)),
                           tc-minus (add (bv-to-tc (a), carry (c)))),
                           size (a))) endif)

```

EVENT: Disable tc-bv-subtracter-output-seen-as-bit-vector.

THEOREM: tc-interpretation-of-bv-subtracter-overflowp

```

(bitvp (a)
 $\wedge$  bitvp (b)
 $\wedge$  ( $a \neq \text{BTM}$ )
 $\wedge$  ( $b \neq \text{BTM}$ )
 $\wedge$  (size (a) = size (b))
 $\wedge$  boolep (c))
 $\rightarrow$  (bv-subtracter-overflowp (c, a, b)
= ( $\neg$  tc-in-rangep (add (bv-to-tc (b),
                           tc-minus (add (bv-to-tc (a), carry (c)))),
                           size (a))))

```

EVENT: Disable tc-interpretation-of-bv-subtracter-overflowp.

```

;;;;;;;;;;;;;;;;;;;;
;;;
;;          Definitions and lemmas for shift and rotate functions
;;;
;;;;;;;;;;;;;;;;;;;;

```

DEFINITION:

```

v-append (a, b)
= if bitvp (a)

```

```

then if  $a = \text{BTM}$  then  $b$ 
      else  $\text{bitv}(\text{bit}(a), \text{v-append}(\text{vec}(a), b))$  endif
    else  $b$  endif

```

DEFINITION:

```

 $v\text{-lsr}(a)$ 
= if  $\text{bitvp}(a)$ 
  then if  $a = \text{BTM}$  then  $\text{BTM}$ 
    else  $\text{v-append}(\text{vec}(a), \text{bitv}(f, \text{BTM}))$  endif
  else  $\text{BTM}$  endif

```

DEFINITION:

```

 $v\text{-lsl}(a)$ 
= if  $\text{bitvp}(a)$ 
  then if  $a = \text{BTM}$  then  $\text{BTM}$ 
    else  $\text{v-append}(\text{bitv}(f, \text{BTM}), \text{trunc}(a, \text{size}(a) - 1))$  endif
  else  $\text{BTM}$  endif

```

DEFINITION:

```

 $v\text{-asr}(a)$ 
= if  $\text{bitvp}(a)$ 
  then if  $a = \text{BTM}$  then  $\text{BTM}$ 
    else  $\text{v-append}(\text{vec}(a), \text{bitv}(\text{bitn}(a, \text{size}(a)), \text{BTM}))$  endif
  else  $\text{BTM}$  endif

```

DEFINITION: $v\text{-asl}(a) = v\text{-lsl}(a)$

DEFINITION:

```

 $v\text{-ror}(a, c)$ 
= if  $\text{bitvp}(a)$ 
  then if  $a = \text{BTM}$  then  $\text{BTM}$ 
    else  $\text{v-append}(\text{vec}(a), \text{bitv}(c, \text{BTM}))$  endif
  else  $\text{BTM}$  endif

```

DEFINITION:

```

 $v\text{-rol}(a, c)$ 
= if  $\text{bitvp}(a)$ 
  then if  $a = \text{BTM}$  then  $\text{BTM}$ 
    else  $\text{v-append}(\text{bitv}(c, \text{BTM}), \text{trunc}(a, \text{size}(a) - 1))$  endif
  else  $\text{BTM}$  endif

```

DEFINITION: $\text{bv-append}(a, b) = \text{v-append}(a, b)$

DEFINITION: $\text{bv-lsr}(a) = v\text{-lsr}(a)$

DEFINITION: $\text{bv-asr}(a) = v\text{-asr}(a)$

DEFINITION: $\text{bv-ror}(a, c) = \text{v-ror}(a, c)$

```
;;
;; Natural and two's complement interpretation of shifters
;;
;;
```

THEOREM: $\text{bv-to-nat-v-append}$
 $\text{bv-to-nat}(\text{v-append}(a, b))$
 $= (\text{bv-to-nat}(a) + (\text{bv-to-nat}(b) * \exp(2, \text{size}(a))))$

THEOREM: $\text{bv-lsr-divides-by-two-lemma}$
 $\text{v-lsr}(a) = \text{nat-to-bv}(\text{bv-to-nat}(a) \div 2, \text{size}(a))$

DEFINITION:
 $\text{mod2}(x)$
 $= \text{if negativep}(x) \text{ then } -((1 + \text{negative-guts}(x)) \div 2)$
 $\text{else } x \div 2 \text{ endif}$

THEOREM: bitvp-v-append
 $\text{bitvp}(\text{v-append}(a, b))$
 $= \text{if bitvp}(a) \text{ then } (a \neq \text{BTM}) \vee \text{bitvp}(b)$
 $\text{else bitvp}(b) \text{ endif}$

THEOREM: bitn-v-append
 $\text{bitn}(\text{v-append}(a, b), n)$
 $= \text{if size}(a) < n \text{ then } \text{bitn}(b, n - \text{size}(a))$
 $\text{else bitn}(a, n) \text{ endif}$

THEOREM: size-v-append
 $\text{size}(\text{v-append}(a, b)) = (\text{size}(a) + \text{size}(b))$

THEOREM: difference-x-x-1
 $(x - (x - 1))$
 $= \text{if } x \simeq 0 \text{ then } 0$
 $\text{else } 1 \text{ endif}$

THEOREM: $\text{bv-to-nat-of-twos-compl}$
 $\text{bv-to-nat}(\text{incr}(\text{t}, \text{compl}(a)))$
 $= \text{if bv-to-nat}(a) = 0 \text{ then } 0$
 $\text{else } \exp(2, \text{size}(a)) - \text{bv-to-nat}(a) \text{ endif}$

THEOREM: difference-2x-x
 $((2 * y) - (x + y)) = (y - x)$

THEOREM: quotient-crock1
 $((1 + ((2 * y) - (2 * x))) \div 2) = (y - x)$

THEOREM: add1-difference-sub1
 $(1 + ((x - 1) - y))$
 $= \text{if } y < x \text{ then } x - y$
 $\text{else } 1 \text{ endif}$

THEOREM: quotient-crock2
 $((2 * y) - (2 * x)) \div 2 = (y - x)$

THEOREM: bv-asr-divides-by-two
 $\text{bv-to-tc}(\text{bv-asr}(a)) = \text{mod2}(\text{bv-to-tc}(a))$

```
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;                                     ;;
;;          Definitions and lemmas about hardware if      ;;
;;          and constructor for ALU result                ;;
;;                                     ;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
```

DEFINITION:
 $\text{b-if}(c, a, b) = \text{b-nand}(\text{b-nand}(c, a), \text{b-nand}(\text{b-not}(c), b))$

DEFINITION:
 $\text{bv-if}(c, a, b)$
 $= \text{if bitvp}(a)$
 $\text{then if } a = \text{BTM} \text{ then BTM}$
 $\text{else bitv}(\text{b-if}(c, \text{bit}(a), \text{bit}(b)), \text{bv-if}(c, \text{vec}(a), \text{vec}(b))) \text{ endif}$
 $\text{else BTM} \text{ endif}$

THEOREM: bv-if-works
 $\text{bv-if}(c, a, b)$
 $= \text{if } c$
 $\text{then if bitvp}(a) \text{ then } a$
 $\text{else BTM} \text{ endif}$
 $\text{else trunc}(b, \text{size}(a)) \text{ endif}$

EVENT: Add the shell $bv\text{-}cv$, with recognizer function symbol $bv\text{-}cvp$ and 3 accessors: bv , with type restriction (one-of bitvp) and default value btm; c , with type restriction (one-of truep falsep) and default value false; v , with type restriction (one-of truep falsep) and default value false.

DEFINITION:

$$\begin{aligned} \text{bv-cv-if}(c, a, b) \\ = \text{bv-cv}(\text{bv-if}(c, \text{bv}(a), \text{bv}(b)), \text{b-if}(c, \text{c}(a), \text{c}(b)), \text{b-if}(c, \text{v}(a), \text{v}(b))) \end{aligned}$$

THEOREM: trunc-size

$$(\text{bitvp}(b) \wedge (\text{size}(b) = \text{size}(a))) \rightarrow (\text{trunc}(b, \text{size}(a)) = b)$$

THEOREM: bv-cv-if-works

$$\begin{aligned} (\text{bv-cvp}(a) \wedge \text{bv-cvp}(b) \wedge (\text{size}(\text{bv}(a)) = \text{size}(\text{bv}(b)))) \\ \rightarrow ((\text{bv-cv-if}(\mathbf{t}, a, b) = a) \wedge (\text{bv-cv-if}(\mathbf{f}, a, b) = b)) \end{aligned}$$

```
;;;;;;;;;;;;;;;;;;;;
;;
;;           SIZE lemmas
;;
;;;;;;;;;;;;;;;;;;;;
;;;
```

THEOREM: size-bv-bv-cv-if

$$\text{size}(\text{bv}(\text{bv-cv-if}(c, a, b))) = \text{size}(\text{bv}(a))$$

```
; We rewrite "bv-not" to "v-not", etc., and so we need these size lemmas about
; the v-functions.
```

THEOREM: size-v-not

$$\text{size}(\text{v-not}(a)) = \text{size}(a)$$

THEOREM: size-v-and

$$\text{size}(\text{v-and}(a, b)) = \text{size}(a)$$

THEOREM: size-v-or

$$\text{size}(\text{v-or}(a, b)) = \text{size}(a)$$

THEOREM: size-v-xor

$$\text{size}(\text{v-xor}(a, b)) = \text{size}(a)$$

THEOREM: size-v-append-1

$$\text{size}(\text{if bitvp}(a)$$

then if $a = \text{BTM}$ then BTM

else $\text{v-append}(\text{vec}(a), \text{bitv}(x, \text{BTM}))$ endif

else BTM endif

$$= \text{size}(a)$$

THEOREM: size-v-append-2
 size(v-append(vec(a), bitv(x, BTM)))
 = **if** bitvp(a)
 then if a = BTM **then** 1
 else size(a) **endif**
 else 1 **endif**
;
 We have already proved (SIZE (BV-ADDER-OUTPUT C A B)) = (SIZE A) and
 (SIZE (BV-SUBTRACTER-OUTPUT C A B)) = (SIZE A).

```
;;;;;;;;;;;;;;;;
;;
;;          ALU definition
;;
;;;
;;;;;;;;;;;;;;;
```

EVENT: Disable bv-cv-if.

DEFINITION:

$$\begin{aligned} \text{bv-alu-cv}(a, b, c, \text{op-code}) \\ = & \text{ bv-cv-if}(\text{bitn } (\text{op-code}, 4), \\ & \quad \text{bv-cv-if}(\text{bitn } (\text{op-code}, 3), \\ & \quad \quad \text{bv-cv-if}(\text{bitn } (\text{op-code}, 2), \\ & \quad \quad \quad \text{bv-cv-if}(\text{bitn } (\text{op-code}, 1), \\ & \quad \quad \quad \quad \text{bv-cv } (a, \mathbf{f}, \mathbf{f}), \\ & \quad \quad \quad \quad \text{bv-cv } (\text{bv-not } (a), \mathbf{f}, \mathbf{f})), \\ & \quad \quad \quad \text{bv-cv-if}(\text{bitn } (\text{op-code}, 1), \\ & \quad \quad \quad \quad \text{bv-cv } (\text{bv-and } (a, b), \mathbf{f}, \mathbf{f}), \\ & \quad \quad \quad \quad \text{bv-cv } (\text{bv-or } (a, b), \mathbf{f}, \mathbf{f}))), \\ & \quad \quad \quad \text{bv-cv-if}(\text{bitn } (\text{op-code}, 2), \\ & \quad \quad \quad \quad \text{bv-cv-if}(\text{bitn } (\text{op-code}, 1), \\ & \quad \quad \quad \quad \quad \text{bv-cv } (\text{bv-xor } (a, b), \mathbf{f}, \mathbf{f}), \\ & \quad \quad \quad \quad \quad \text{bv-cv } (\text{bv-lsr } (a), \text{bitn } (a, 1), \mathbf{f})), \\ & \quad \quad \quad \text{bv-cv-if}(\text{bitn } (\text{op-code}, 1), \\ & \quad \quad \quad \quad \text{bv-cv } (\text{bv-asr } (a), \text{bitn } (a, 1), \mathbf{f}), \\ & \quad \quad \quad \quad \text{bv-cv } (\text{bv-ror } (a, c), \\ & \quad \quad \quad \quad \quad \text{if size } (a) \simeq 0 \text{ then } c \\ & \quad \quad \quad \quad \quad \text{else bitn } (a, 1) \text{ endif,} \\ & \quad \quad \quad \quad \quad \mathbf{f}))), \\ & \quad \quad \quad \text{bv-cv-if}(\text{bitn } (\text{op-code}, 3), \\ & \quad \quad \quad \quad \text{bv-cv-if}(\text{bitn } (\text{op-code}, 2), \\ & \quad \quad \quad \quad \quad \text{bv-cv-if}(\text{bitn } (\text{op-code}, 1), \\ & \quad \quad \quad \quad \quad \quad \text{bv-cv } (\text{bv-subtracter-output } (\mathbf{f}, a, b), \\ & \quad \quad \quad \quad \quad \quad \text{bv-subtracter-carry-out } (\mathbf{f}, \\ & \quad \quad \quad \quad \quad \quad \quad a, \\ & \quad \quad \quad \quad \quad \quad \quad b), \\ & \quad \quad \quad \quad \quad \quad \text{bv-subtracter-overflowp } (\mathbf{f}, \\ & \quad \quad \quad \quad \quad \quad \quad a, \\ & \quad \quad \quad \quad \quad \quad \quad b)), \\ & \quad \quad \quad \quad \quad \text{bv-cv } (\text{bv-subtracter-output } (c, a, b), \\ & \quad \quad \quad \quad \quad \text{bv-subtracter-carry-out } (c, \end{aligned}$$

```

          a,
          b),
bv-subtractor-overflowp (c,
          a,
          b))),  

bv-cv-if (bitn (op-code, 1),
            bv-cv (bv-subtractor-output (t,
                                          nat-to-bv (0,
                                                      size (a))),
            a),
            bv-subtractor-carry-out (t,
                                      nat-to-bv (0,
                                                      size (a))),
            a),
            bv-subtractor-overflowp (t,
                                      nat-to-bv (0,
                                                      size (a)),
            a)),
            bv-cv (bv-subtractor-output (f,
                                          a,
                                          nat-to-bv (0,
                                                      size (a))),
            a),
            bv-subtractor-carry-out (f,
                                      a,
                                      nat-to-bv (0,
                                                      size (a))),
            a),
            bv-subtractor-overflowp (f,
                                      a,
                                      nat-to-bv (0,
                                                      size (a)))),
            bv-cv-if (bitn (op-code, 2),
            bv-cv-if (bitn (op-code, 1),
            bv-cv (bv-adder-output (f, a, b),
                  bv-adder-carry-out (f, a, b),
                  bv-adder-overflowp (f, a, b)),
            bv-cv (bv-adder-output (c, a, b),
                  bv-adder-carry-out (c, a, b),
                  bv-adder-overflowp (c, a, b))),
            bv-cv-if (bitn (op-code, 1),
            bv-cv (bv-adder-output (t,
                                      a,
                                      nat-to-bv (0,
                                                      size (a)))),
            bv-adder-carry-out (t,

```

THEOREM: $v\text{-not-is-compl}$
 $v\text{-not}(a) = \text{compl}(a)$

THEOREM: bv-and-is-v-and
 $\text{bv-and}(a, b) = \text{v-and}(a, b)$

THEOREM: $\text{bv-or-is-v-or } \text{bv-or}(a, b) = \text{v-or}(a, b)$

THEOREM: bv-xor-is-v-xor
 $\text{bv-xor}(a, b) = \text{v-xor}(a, b)$

THEOREM: bv-cv-if-reduce
 $\text{bv-cv-if}(c, \text{bv-cv}(x, y, z), \text{bv-cv}(x, y, z)) = \text{bv-cv}(x, y, z)$

```
; ; BV-ALU with theorem-prover "ifs". This was done to speed the ;  
; rewriting when proving the large lemmas that follow. ;  
;;
```

THEOREM: bv-alu-cv-with-ifs

$$\begin{aligned}
 & (\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b))) \\
 \rightarrow & \quad (\text{bv-alu-cv}(a, b, c, \text{op-code})) \\
 = & \quad \text{if bitn}(\text{op-code}, 4) \\
 & \quad \text{then if bitn}(\text{op-code}, 3) \\
 & \quad \quad \text{then if bitn}(\text{op-code}, 2) \\
 & \quad \quad \quad \text{then if bitn}(\text{op-code}, 1) \text{ then bv-cv}(a, f, f) \\
 & \quad \quad \quad \quad \text{else bv-cv(bv-not}(a), f, f) \text{ endif} \\
 & \quad \quad \quad \text{elseif bitn}(\text{op-code}, 1) \text{ then bv-cv(bv-and}(a, b), f, f) \\
 & \quad \quad \quad \quad \text{else bv-cv(bv-or}(a, b), f, f) \text{ endif} \\
 & \quad \quad \quad \text{elseif bitn}(\text{op-code}, 2) \\
 & \quad \quad \quad \text{then if bitn}(\text{op-code}, 1) \text{ then bv-cv(bv-xor}(a, b), f, f)
 \end{aligned}$$

```

        else bv-cv (bv-lsr ( $a$ ), bitn ( $a$ , 1),  $f$ ) endif
elseif bitn ( $op\text{-}code$ , 1)
then bv-cv (bv-asr ( $a$ ), bitn ( $a$ , 1),  $f$ )
else bv-cv (bv-ror ( $a$ ,  $c$ ),
            if size ( $a$ )  $\simeq 0$  then  $c$ 
            else bitn ( $a$ , 1) endif,
             $f$ ) endif
elseif bitn ( $op\text{-}code$ , 3)
then if bitn ( $op\text{-}code$ , 2)
    then if bitn ( $op\text{-}code$ , 1)
        then bv-cv (bv-subtractor-output ( $f$ ,  $a$ ,  $b$ ),
                    bv-subtractor-carry-out ( $f$ ,  $a$ ,  $b$ ),
                    bv-subtractor-overflowp ( $f$ ,  $a$ ,  $b$ ))
        else bv-cv (bv-subtractor-output ( $c$ ,  $a$ ,  $b$ ),
                    bv-subtractor-carry-out ( $c$ ,  $a$ ,  $b$ ),
                    bv-subtractor-overflowp ( $c$ ,  $a$ ,  $b$ )) endif
    elseif bitn ( $op\text{-}code$ , 1)
        then bv-cv (bv-subtractor-output ( $t$ ,
                                         nat-to-bv (0, size ( $a$ )),
                                          $a$ ),
                                         bv-subtractor-carry-out ( $t$ ,
                                         nat-to-bv (0, size ( $a$ )),
                                          $a$ ),
                                         bv-subtractor-overflowp ( $t$ ,
                                         nat-to-bv (0, size ( $a$ )),
                                          $a$ ))
    else bv-cv (bv-subtractor-output ( $f$ ,
                                          $a$ ,
                                         nat-to-bv (0,
                                         size ( $a$ ))),
                                         bv-subtractor-carry-out ( $f$ ,
                                          $a$ ,
                                         nat-to-bv (0,
                                         size ( $a$ ))),
                                         bv-subtractor-overflowp ( $f$ ,
                                          $a$ ,
                                         nat-to-bv (0,
                                         size ( $a$ )))) endif
elseif bitn ( $op\text{-}code$ , 2)
then if bitn ( $op\text{-}code$ , 1)
    then bv-cv (bv-adder-output ( $f$ ,  $a$ ,  $b$ ),
                bv-adder-carry-out ( $f$ ,  $a$ ,  $b$ ),
                bv-adder-overflowp ( $f$ ,  $a$ ,  $b$ ))
    else bv-cv (bv-adder-output ( $c$ ,  $a$ ,  $b$ ),

```

```

                                bv-adder-carry-out ( $c$ ,  $a$ ,  $b$ ),
                                bv-adder-overflowp ( $c$ ,  $a$ ,  $b$ ) endif
elseif bitn ( $op\text{-}code$ , 1)
then bv-cv (bv-adder-output ( $t$ ,  $a$ , nat-to-bv (0, size ( $a$ ))),
           bv-adder-carry-out ( $t$ ,  $a$ , nat-to-bv (0, size ( $a$ ))),
           bv-adder-overflowp ( $t$ ,  $a$ , nat-to-bv (0, size ( $a$ ))))
else bv-cv ( $a$ ,  $f$ ,  $f$ ) endif

;;;;;;;;;;;;;;;;;;;;
;;
;;          Boolean ALU help lemmas
;;
;;;;;;;;;;;;;;;;;;;;

```

THEOREM: nat-to-bv-of-2i

$$\begin{aligned} &\text{boolp } (c) \\ \rightarrow &(\text{nat-to-bv } (\text{carry } (c) + (i + i), n) \\ = &\text{if } n \simeq 0 \text{ then BTM} \\ &\text{else bitv } (c, \text{nat-to-bv } (i, n - 1)) \text{ endif}) \end{aligned}$$

THEOREM: nat-to-bv-to-nat-wrong-size

$$\text{nat-to-bv } (\text{bv-to-nat } (a), n) = \text{trunc } (a, n)$$

THEOREM: nat-to-bv-ignores-remainder

$$\text{nat-to-bv } (i \text{ mod exp } (2, n), n) = \text{nat-to-bv } (i, n)$$

EVENT: Disable nat-to-bv-ignores-remainder.

THEOREM: bv-adder-as-shifter

$$\begin{aligned} &(\text{bitvp } (a) \wedge \text{boolp } (c)) \\ \rightarrow &(\text{bv-adder } (c, a, a) \\ = &\text{nat-to-bv } (\text{bv-to-nat } (a) + \text{bv-to-nat } (a) + \text{carry } (c), \\ &1 + \text{size } (a))) \end{aligned}$$

THEOREM: bv-adder-output-used-as-asl

$$\begin{aligned} &(\text{bitvp } (a) \wedge \text{boolp } (c)) \\ \rightarrow &(\text{bv-adder-output } (c, a, a) \\ = &\text{if } a = \text{BTM} \text{ then BTM} \\ &\text{else bitv } (c, \text{trunc } (a, \text{size } (a) - 1)) \text{ endif}) \end{aligned}$$

EVENT: Disable bv-adder-output-used-as-asl.

THEOREM: bitn-equiv-lessp

$$\text{bitvp}(a) \rightarrow (\text{bitn}(a, \text{size}(a)) = (\text{bv-to-nat}(a) \not\prec \exp(2, \text{size}(a) - 1)))$$

THEOREM: bv-adder-carry-out-used-as-asl

$$\begin{aligned} & (\text{bitvp}(a) \wedge \text{boolp}(c)) \\ \rightarrow & (\text{bv-adder-carry-out}(c, a, a) \\ = & \quad \text{if } \text{size}(a) \simeq 0 \text{ then } c \\ & \quad \text{else } \text{bitn}(a, \text{size}(a)) \text{ endif}) \end{aligned}$$

EVENT: Disable bv-adder-carry-out-used-as-asl.

EVENT: Disable bv-adder-as-shifter.

```
;;;;;;;;;;;;;;;;;;;;
;;
;;          Boolean operation of ALU
;;
;;;;
;;;;;;;
```

THEOREM: bv-alu-cv-correct-boolean

$$\begin{aligned} & (\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b)) \wedge \text{boolp}(c)) \\ \rightarrow & ((\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(15, 4)) = \text{bv-cv}(a, \mathbf{f}, \mathbf{f})) \\ \wedge & (\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(14, 4)) = \text{bv-cv}(\text{v-not}(a), \mathbf{f}, \mathbf{f})) \\ \wedge & (\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(13, 4)) = \text{bv-cv}(\text{v-and}(a, b), \mathbf{f}, \mathbf{f})) \\ \wedge & (\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(12, 4)) = \text{bv-cv}(\text{v-or}(a, b), \mathbf{f}, \mathbf{f})) \\ \wedge & (\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(11, 4)) = \text{bv-cv}(\text{v-xor}(a, b), \mathbf{f}, \mathbf{f})) \\ \wedge & (\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(10, 4)) \\ = & \quad \text{bv-cv}(\text{v-lsr}(a), \text{bitn}(a, 1), \mathbf{f})) \\ \wedge & (\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(9, 4)) \\ = & \quad \text{bv-cv}(\text{v-asr}(a), \text{bitn}(a, 1), \mathbf{f})) \\ \wedge & (\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(8, 4)) \\ = & \quad \text{bv-cv}(\text{v-ror}(a, c), \\ & \quad \text{if } \text{size}(a) \simeq 0 \text{ then } c \\ & \quad \text{else } \text{bitn}(a, 1) \text{ endif}, \\ & \quad \mathbf{f})) \\ \wedge & ((a = b) \\ \rightarrow & ((\text{bv}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(3, 4))) = \text{v-lsl}(a)) \\ \wedge & (\text{c}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(3, 4))) \\ = & \quad \text{bitn}(a, \text{size}(a)))) \\ \wedge & ((a = b) \\ \rightarrow & ((\text{bv}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(3, 4))) = \text{v-asl}(a)) \\ \wedge & (\text{c}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(3, 4)))) \end{aligned}$$

```

= bitn(a, size(a)))
 $\wedge ((a = b)$ 
 $\rightarrow ((\text{bv}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(2, 4))) = \text{v-rol}(a, c))$ 
 $\wedge (\text{c}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(2, 4)))$ 
 $= \text{if } \text{size}(a) \simeq 0 \text{ then } c$ 
 $\text{else } \text{bitn}(a, \text{size}(a)) \text{ endif}))$ 

;;;;;;;;;;;;;;;;;;;;
;;
;; Natural number ALU help lemmas
;;
;;;;;;;;;;;;;;;;;;;;

```

THEOREM: v-append-quotient

$$\begin{aligned}
& (\text{bitvp}(a) \wedge (a \neq \text{BTM})) \\
\rightarrow & (\text{nat-to-bv}(\text{bv-to-nat}(a) \div 2, \text{size}(a)) \\
= & \text{v-append}(\text{vec}(a), \text{bitv}(\mathbf{f}, \text{BTM}))
\end{aligned}$$

THEOREM: bit-interpretation-of-even-and-odd

$$((\text{bv-to-nat}(a) \bmod 2) = 0) = (\neg \text{bit}(a))$$

THEOREM: nat-to-bv-to-nat-hidden-to-accomodate-hands-off

$$(x - \text{bv-to-nat}(\text{nat-to-bv}(0, n))) = \text{fix}(x)$$

THEOREM: zero-not-less-than-anything

$$(\text{bv-to-nat}(a) - 1) \not< \text{bv-to-nat}(\text{nat-to-bv}(0, \text{size}(a)))$$

THEOREM: nat-interpretation-of-inc-bit-vector

$$\begin{aligned}
& \text{bitvp}(a) \\
\rightarrow & (\text{bv-adder-output}(\mathbf{t}, a, \text{nat-to-bv}(0, \text{size}(a))) \\
= & \text{if } (1 + \text{bv-to-nat}(a)) < \exp(2, \text{size}(a)) \\
& \text{then } \text{nat-to-bv}(1 + \text{bv-to-nat}(a), \text{size}(a)) \\
& \text{else } \text{nat-to-bv}(0, \text{size}(a)) \text{ endif}
\end{aligned}$$

EVENT: Disable nat-interpretation-of-inc-bit-vector.

THEOREM: nat-interpretation-of-inc-carry-out

$$\begin{aligned}
& \text{bitvp}(a) \\
\rightarrow & (\text{bv-adder-carry-out}(\mathbf{t}, a, \text{nat-to-bv}(0, \text{size}(a))) \\
= & ((1 + \text{bv-to-nat}(a)) \not< \exp(2, \text{size}(a)))
\end{aligned}$$

EVENT: Disable nat-interpretation-of-inc-carry-out.

```
;;
;; Natural number operation of ALU
;;
;;
```

THEOREM: bv-alu-cv-correct-natural-number

$$\begin{aligned}
 & (\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b)) \wedge \text{boolp}(c)) \\
 \rightarrow & ((\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(10, 4))) \\
 = & \text{bv-cv}(\text{nat-to-bv}(\text{bv-to-nat}(a) \div 2, \text{size}(a)), \\
 & (\text{bv-to-nat}(a) \bmod 2) \not\simeq 0, \\
 & \mathbf{f}) \\
 \wedge & (\text{bv}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(7, 4))) \\
 = & \mathbf{if} \text{ bv-to-nat}(b) \not< \text{bv-to-nat}(a) \\
 & \mathbf{then} \text{ nat-to-bv}(\text{bv-to-nat}(b) - \text{bv-to-nat}(a), \text{size}(a)) \\
 & \mathbf{else} \text{ nat-to-bv}(\text{exp}(2, \text{size}(a)) \\
 & \quad - (\text{bv-to-nat}(a) \\
 & \quad - \text{bv-to-nat}(b)), \\
 & \quad \text{size}(a)) \mathbf{endif} \\
 \wedge & (\text{c}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(7, 4))) \\
 = & (\text{bv-to-nat}(b) < \text{bv-to-nat}(a))) \\
 \wedge & (\text{bv}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(6, 4))) \\
 = & \mathbf{if} \text{ bv-to-nat}(b) \not< (\text{bv-to-nat}(a) + \text{carry}(c)) \\
 & \mathbf{then} \text{ nat-to-bv}(\text{bv-to-nat}(b) \\
 & \quad - (\text{bv-to-nat}(a) + \text{carry}(c)), \\
 & \quad \text{size}(a)) \\
 & \mathbf{else} \text{ nat-to-bv}(\text{exp}(2, \text{size}(a)) \\
 & \quad - ((\text{bv-to-nat}(a) \\
 & \quad + \text{carry}(c)) \\
 & \quad - \text{bv-to-nat}(b)), \\
 & \quad \text{size}(a)) \mathbf{endif} \\
 \wedge & (\text{c}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(6, 4))) \\
 = & (\text{bv-to-nat}(b) < (\text{bv-to-nat}(a) + \text{carry}(c))) \\
 \wedge & (\text{bv}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(5, 4))) \\
 = & \mathbf{if} \text{ bv-to-nat}(a) \simeq 0 \\
 & \mathbf{then} \text{ nat-to-bv}(\text{exp}(2, \text{size}(a)) - 1, \text{size}(a)) \\
 & \mathbf{else} \text{ nat-to-bv}(\text{bv-to-nat}(a) - 1, \text{size}(a)) \mathbf{endif} \\
 \wedge & (\text{c}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(5, 4))) = (\text{bv-to-nat}(a) \simeq 0)) \\
 \wedge & (\text{bv}(\text{bv-alu-cv}(a, b, c, \text{nat-to-bv}(3, 4))) \\
 = & \mathbf{if} (\text{bv-to-nat}(a) + \text{bv-to-nat}(b)) \\
 & < \text{exp}(2, \text{size}(a)) \\
 & \mathbf{then} \text{ nat-to-bv}(\text{bv-to-nat}(a) + \text{bv-to-nat}(b), \text{size}(a))
 \end{aligned}$$

```

else nat-to-bv ((bv-to-nat (a) + bv-to-nat (b))
    mod exp (2, size (a)),
    size (a)) endif)
 $\wedge$  (c (bv-alu-cv (a, b, c, nat-to-bv (3, 4)))
    = ((bv-to-nat (a) + bv-to-nat (b)) < exp (2, size (a))))
 $\wedge$  (bv (bv-alu-cv (a, b, c, nat-to-bv (2, 4)))
    = if (bv-to-nat (a) + bv-to-nat (b) + carry (c))
        < exp (2, size (a))
    then nat-to-bv (bv-to-nat (a)
        + bv-to-nat (b)
        + carry (c),
        size (a))
    else nat-to-bv ((bv-to-nat (a)
        + bv-to-nat (b)
        + carry (c))
        mod exp (2, size (a)),
        size (a)) endif)
 $\wedge$  (c (bv-alu-cv (a, b, c, nat-to-bv (2, 4)))
    = ((bv-to-nat (a) + bv-to-nat (b) + carry (c))
        < exp (2, size (a))))
 $\wedge$  (bv (bv-alu-cv (a, b, c, nat-to-bv (1, 4)))
    = if (1 + bv-to-nat (a)) < exp (2, size (a))
        then nat-to-bv (1 + bv-to-nat (a), size (a))
        else nat-to-bv (0, size (a)) endif)
 $\wedge$  (c (bv-alu-cv (a, b, c, nat-to-bv (1, 4)))
    = ((1 + bv-to-nat (a)) < exp (2, size (a)))))

;;
;;           Two's complement ALU help lemmas
;;
;;;
;
```

THEOREM: twos-complement-twos-complement
 $\text{bitvp}(a) \rightarrow (\text{incr}(\mathbf{t}, \text{compl}(\text{incr}(\mathbf{t}, \text{compl}(a)))) = a)$

THEOREM: tc-to-bv-to-tc-negative
 $(\text{bitvp}(a) \wedge (\text{size}(a) = n)) \rightarrow (\text{tc-to-bv}(\text{bv-to-tc}(a), n) = a)$

THEOREM: v-asr-is-a-bitv
 $\text{bitvp}(\text{v-asr}(a))$

THEOREM: size-of-v-asr
 $\text{size}(\text{v-asr}(a)) = \text{size}(a)$

THEOREM: bv-asr-divides-by-two-bridge
 $\text{bitvp}(a) \rightarrow (\text{tc-to-bv}(\text{mod2}(\text{bv-to-tc}(a)), \text{size}(a)) = \text{bv-asr}(a))$

THEOREM: bv-to-tc-to-bv-of-zero-is-zero
 $\text{bv-to-tc}(\text{tc-to-bv}(0, n)) = 0$

THEOREM: tc-to-bv-is-not-btm-for-non-zero-size
 $(n \neq 0) \rightarrow ((\text{tc-to-bv}(0, n) = \text{BTM}) = \text{f})$

THEOREM: nat-of-zero-is-tc-of-zero
 $\text{nat-to-bv}(0, \text{size}) = \text{tc-to-bv}(0, \text{size})$

THEOREM: tc-fix-of-add
 $\text{tc-fix}(\text{add}(a, b)) = \text{add}(\text{tc-fix}(a), b)$

THEOREM: tc-to-bv-of-bitv-not-btm
 $((a \neq \text{BTM}) \wedge \text{bitvp}(a)) \rightarrow (\text{tc-to-bv}(0, \text{size}(a)) \neq \text{BTM})$

THEOREM: tc-interpretation-of-inc-bit-vector
 $(\text{bitvp}(a) \wedge (a \neq \text{BTM}))$
 $\rightarrow (\text{bv-adder-output}(\mathbf{t}, a, \text{nat-to-bv}(0, \text{size}(a))))$
 $= \text{tc-to-bv}(\mathbf{if} \text{tc-in-rangep}(\text{add}(\text{bv-to-tc}(a), 1), \text{size}(a))$
 $\quad \mathbf{then} \text{add}(\text{bv-to-tc}(a), 1)$
 $\quad \mathbf{elseif} \text{negativep}(\text{add}(\text{bv-to-tc}(a), 1))$
 $\quad \mathbf{then} \text{add}(\text{bv-to-tc}(a), \text{add}(1, \exp(2, \text{size}(a))))$
 $\quad \mathbf{else} \text{add}(\text{bv-to-tc}(a),$
 $\quad \quad \text{add}(1, -\exp(2, \text{size}(a)))) \mathbf{endif},$
 $\quad \text{size}(a)))$

EVENT: Disable tc-interpretation-of-inc-bit-vector.

THEOREM: tc-interpretation-of-dec-bit-vector
 $(\text{bitvp}(a) \wedge (a \neq \text{BTM}))$
 $\rightarrow (\text{bv-subtracter-output}(\mathbf{t}, \text{nat-to-bv}(0, \text{size}(a)), a))$
 $= \text{tc-to-bv}(\mathbf{if} \text{tc-in-rangep}(\text{add}(\text{bv-to-tc}(a), -1), \text{size}(a))$
 $\quad \mathbf{then} \text{add}(\text{bv-to-tc}(a), -1)$
 $\quad \mathbf{elseif} \text{negativep}(\text{add}(\text{bv-to-tc}(a), -1))$
 $\quad \mathbf{then} \text{add}(\text{bv-to-tc}(a), \text{add}(-1, \exp(2, \text{size}(a))))$
 $\quad \mathbf{else} \text{add}(\text{bv-to-tc}(a),$
 $\quad \quad \text{add}(-1, -\exp(2, \text{size}(a)))) \mathbf{endif},$
 $\quad \text{size}(a)))$

EVENT: Disable tc-interpretation-of-dec-bit-vector.

THEOREM: tc-interpretation-of-inc-overflowp
 $(\text{bitvp}(a) \wedge (a \neq \text{BTM}))$
 $\rightarrow (\text{bv-adder-overflowp}(\mathbf{t}, a, \text{nat-to-bv}(0, \text{size}(a))))$
 $= (\neg \text{tc-in-rangep}(\text{add}(\text{bv-to-tc}(a), 1), \text{size}(a))))$

EVENT: Disable tc-interpretation-of-inc-overflowp.

THEOREM: tc-interpretation-of-dec-overflowp
 $(\text{bitvp}(a) \wedge (a \neq \text{BTM}))$
 $\rightarrow (\text{bv-subtracter-overflowp}(\mathbf{t}, \text{nat-to-bv}(0, \text{size}(a)), a))$
 $= (\neg \text{tc-in-rangep}(\text{add}(\text{bv-to-tc}(a), -1), \text{size}(a))))$

EVENT: Disable tc-interpretation-of-dec-overflowp.

THEOREM: tc-interpretation-of-negation-output
 $(\text{bitvp}(a) \wedge (a \neq \text{BTM}))$
 $\rightarrow (\text{bv-subtracter-output}(\mathbf{f}, a, \text{nat-to-bv}(0, \text{size}(a))))$
 $= \text{tc-to-bv}(\text{if } \text{tc-in-rangep}(\text{tc-minus}(\text{bv-to-tc}(a)), \text{size}(a))$
 $\quad \text{then } \text{tc-minus}(\text{bv-to-tc}(a))$
 $\quad \text{elseif } \text{negativep}(\text{tc-minus}(\text{bv-to-tc}(a)))$
 $\quad \text{then } \text{add}(\text{exp}(2, \text{size}(a)), \text{tc-minus}(\text{bv-to-tc}(a)))$
 $\quad \text{else } \text{add}(-\text{exp}(2, \text{size}(a)),$
 $\quad \quad \text{tc-minus}(\text{bv-to-tc}(a))) \text{ endif,}$
 $\quad \text{size}(a)))$

EVENT: Disable tc-interpretation-of-negation-output.

THEOREM: tc-interpretation-of-negation-overflowp
 $(\text{bitvp}(a) \wedge (a \neq \text{BTM}))$
 $\rightarrow (\text{bv-subtracter-overflowp}(\mathbf{f}, a, \text{nat-to-bv}(0, \text{size}(a))))$
 $= (\neg \text{tc-in-rangep}(\text{tc-minus}(\text{bv-to-tc}(a)), \text{size}(a))))$

EVENT: Disable tc-interpretation-of-negation-overflowp.

EVENT: Disable nat-of-zero-is-tc-of-zero.

EVENT: Disable tc-fix-of-add.

```
;;;;;;;;;;;;
;;;
;; Two's complement operation of ALU
;;;
;;;
```

;;;;;;;

THEOREM: alu-correct-twos-complement

```

(bitvp (a)
  ∧ (a ≠ BTM)
  ∧ bitvp (b)
  ∧ (b ≠ BTM)
  ∧ (size (a) = size (b))
  ∧ boolep (c))
→ ((bv (bv-alu-cv (a, b, c, nat-to-bv (9, 4)))
    = tc-to-bv (mod2 (bv-to-tc (a)), size (a)))
  ∧ (v (bv-alu-cv (a, b, c, nat-to-bv (9, 4))) = f)
  ∧ (bv (bv-alu-cv (a, b, c, nat-to-bv (7, 4)))
    = tc-to-bv (if tc-in-rangep (add (bv-to-tc (b),
                                         tc-minus (bv-to-tc (a))),
                                         size (a))
                           then add (bv-to-tc (b), tc-minus (bv-to-tc (a)))
                           elseif negativep (add (bv-to-tc (b),
                                         tc-minus (bv-to-tc (a))))
                           then add (bv-to-tc (b),
                                         add (exp (2, size (a)),
                                               tc-minus (bv-to-tc (a))))
                           else add (bv-to-tc (b),
                                         add (- exp (2, size (a)),
                                               tc-minus (bv-to-tc (a)))) endif,
                                         size (a)))
  ∧ (v (bv-alu-cv (a, b, c, nat-to-bv (7, 4)))
    = (¬ tc-in-rangep (add (bv-to-tc (b),
                             tc-minus (bv-to-tc (a))),
                           size (a))))
  ∧ (bv (bv-alu-cv (a, b, c, nat-to-bv (6, 4)))
    = tc-to-bv (if tc-in-rangep (add (bv-to-tc (b),
                                         tc-minus (add (bv-to-tc (a),
                                                       carry (c)))),
                                         size (a))
                           then add (bv-to-tc (b),
                                         tc-minus (add (bv-to-tc (a),
                                                       carry (c))))
                           elseif negativep (add (bv-to-tc (b),
                                         tc-minus (add (bv-to-tc (a),
                                                       carry (c)))))
                           then add (bv-to-tc (b),
                                         add (exp (2, size (a)),
                                               tc-minus (bv-to-tc (a)))))))

```

```

          tc-minus (add (bv-to-tc (a),
                           carry (c)))))

else add (bv-to-tc (b),
            add (- exp (2, size (a)),
                  tc-minus (add (bv-to-tc (a),
                                 carry (c)))) endif,
            size (a)))
 $\wedge$  (v (bv-alu-cv (a, b, c, nat-to-bv (6, 4)))
 $=$  ( $\neg$  tc-in-rangep (add (bv-to-tc (b),
                           tc-minus (add (bv-to-tc (a),
                                         carry (c))))),
            size (a)))
 $\wedge$  (bv (bv-alu-cv (a, b, c, nat-to-bv (5, 4)))
 $=$  tc-to-bv (if tc-in-rangep (add (bv-to-tc (a), -1), size (a))
              then add (bv-to-tc (a), -1)
              elseif negativep (add (bv-to-tc (a), -1))
              then add (bv-to-tc (a), add (-1, exp (2, size (a))))
              else add (bv-to-tc (a),
                          add (-1, - exp (2, size (a)))) endif,
              size (a)))
 $\wedge$  (v (bv-alu-cv (a, b, c, nat-to-bv (5, 4)))
 $=$  ( $\neg$  tc-in-rangep (add (bv-to-tc (a), -1), size (a))))
 $\wedge$  (bv (bv-alu-cv (a, b, c, nat-to-bv (4, 4)))
 $=$  tc-to-bv (if tc-in-rangep (tc-minus (bv-to-tc (a)),
                           size (a))
              then tc-minus (bv-to-tc (a))
              elseif negativep (tc-minus (bv-to-tc (a)))
              then add (exp (2, size (a)),
                          tc-minus (bv-to-tc (a)))
              else add (- exp (2, size (a)),
                          tc-minus (bv-to-tc (a))) endif,
              size (a)))
 $\wedge$  (v (bv-alu-cv (a, b, c, nat-to-bv (4, 4)))
 $=$  ( $\neg$  tc-in-rangep (tc-minus (bv-to-tc (a)), size (a))))
 $\wedge$  (bv (bv-alu-cv (a, b, c, nat-to-bv (3, 4)))
 $=$  tc-to-bv (if tc-in-rangep (add (bv-to-tc (a), bv-to-tc (b)),
                           size (a))
              then add (bv-to-tc (a), bv-to-tc (b))
              elseif negativep (add (bv-to-tc (a), bv-to-tc (b)))
              then add (bv-to-tc (a),
                          add (bv-to-tc (b), exp (2, size (a))))
              else add (bv-to-tc (a),
                          add (bv-to-tc (b),
                                - exp (2, size (a)))) endif,
              size (a)))

```

```

size(a)))
 $\wedge$  (v(bv-alu-cv(a, b, c, nat-to-bv(3, 4)))
= ( $\neg$  tc-in-rangep(add(bv-to-tc(a), bv-to-tc(b)),
size(a))))
 $\wedge$  (bv(bv-alu-cv(a, b, c, nat-to-bv(2, 4)))
= tc-to-bv(if tc-in-rangep(add(bv-to-tc(a),
add(bv-to-tc(b), carry(c))),
size(a))
then add(bv-to-tc(a),
add(bv-to-tc(b), carry(c)))
elseif negativep(add(bv-to-tc(a),
add(bv-to-tc(b),
carry(c))))
then add(bv-to-tc(a),
add(bv-to-tc(b),
add(carry(c), exp(2, size(a)))))
else add(bv-to-tc(a),
add(bv-to-tc(b),
add(carry(c),
-exp(2, size(a)))) endif,
size(a)))
 $\wedge$  (v(bv-alu-cv(a, b, c, nat-to-bv(2, 4)))
= ( $\neg$  tc-in-rangep(add(bv-to-tc(a),
add(bv-to-tc(b), carry(c))),
size(a))))
 $\wedge$  (bv(bv-alu-cv(a, b, c, nat-to-bv(1, 4)))
= tc-to-bv(if tc-in-rangep(add(bv-to-tc(a), 1), size(a))
then add(bv-to-tc(a), 1)
elseif negativep(add(bv-to-tc(a), 1))
then add(bv-to-tc(a), add(1, exp(2, size(a))))
else add(bv-to-tc(a),
add(1, -exp(2, size(a)))) endif,
size(a)))
 $\wedge$  (v(bv-alu-cv(a, b, c, nat-to-bv(1, 4)))
= ( $\neg$  tc-in-rangep(add(bv-to-tc(a), 1), size(a)))))

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;
;; This file contains definitions and lemmas concerning the ;;
;; hardware necessary to build "big-machine". ;;
;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

```
;;
;;          Miscellaneous lemmas
;;
;;;
```

THEOREM: size-bv-bv-alu-cv
 $\text{size}(\text{bv}(\text{bv-alu-cv}(a, b, c, \text{op-code}))) = \text{size}(a)$

EVENT: Disable bv-alu-cv.

EVENT: Disable bv-alu-cv-with-ifs.

DEFINITION:

```
fix-bool(x)
= if x then t
  else f endif
```

DEFINITION:

```
properp(x)
= if x ≈ nil then x = nil
  else properp(cdr(x)) endif
```

DEFINITION:

```
append(x, y)
= if x ≈ nil then y
  else cons(car(x), append(cdr(x), y)) endif
```

THEOREM: assoc-of-append

$\text{append}(\text{append}(a, b), c) = \text{append}(a, \text{append}(b, c))$

THEOREM: length-0

$(\text{length}(x) = 0) = (x \approx \text{nil})$

DEFINITION:

```
v-nat-dec(a)
= if bv-to-nat(a) ≈ 0 then nat-to-bv(exp(2, size(a)) - 1, size(a))
  else nat-to-bv(bv-to-nat(a) - 1, size(a)) endif
```

; around is received.

DEFINITION: $v\text{-nat-inc}(a) = \text{nat-to-bv}(1 + \text{bv-to-nat}(a), \text{size}(a))$

THEOREM: $\text{size-}v\text{-nat-dec}$
 $\text{size}(v\text{-nat-dec}(x)) = \text{size}(x)$

THEOREM: $\text{size-}v\text{-nat-inc}$
 $\text{size}(v\text{-nat-inc}(x)) = \text{size}(x)$

```
;;;;;;;;
;;;
;;       Memory accessors
;;;
;;;;;;;;
;;;
```

DEFINITION:

$\text{nth}(n, lst)$
 $= \text{if } n \simeq 0 \text{ then } \text{car}(lst)$
 $\quad \text{else } \text{nth}(n - 1, \text{cdr}(lst)) \text{ endif}$

DEFINITION: $v\text{-nth}(v\text{-}n, lst) = \text{nth}(\text{bv-to-nat}(v\text{-}n), lst)$

DEFINITION:

$\text{update-}v(c, cell, value)$
 $= \text{if } \text{truep}(c) \text{ then } value$
 $\quad \text{else } cell \text{ endif}$

DEFINITION:

$\text{update-nth}(c, n, lst, value)$
 $= \text{if } \text{truep}(c) \wedge \text{listp}(lst)$
 $\quad \text{then if } n \simeq 0 \text{ then } \text{cons}(value, \text{cdr}(lst))$
 $\quad \quad \text{else } \text{cons}(\text{car}(lst), \text{update-nth}(c, n - 1, \text{cdr}(lst), value)) \text{ endif}$
 $\quad \text{else } lst \text{ endif}$

DEFINITION:

$\text{update-}v\text{-nth}(c, v\text{-}n, lst, value) = \text{update-nth}(c, \text{bv-to-nat}(v\text{-}n), lst, value)$

THEOREM: $\text{length-}v\text{-update-nth}$
 $\text{length}(\text{update-nth}(c, n, lst, value)) = \text{length}(lst)$

THEOREM: $\text{length-}v\text{-update-v-nth}$
 $\text{length}(\text{update-}v\text{-nth}(c, n, lst, value)) = \text{length}(lst)$

THEOREM: $\text{listp-}v\text{-update-nth}$
 $\text{listp}(\text{update-nth}(c, n, lst, value)) = \text{listp}(lst)$

THEOREM: listp-update-v-nth
 $\text{listp}(\text{update-v-nth}(c, n, lst, value)) = \text{listp}(lst)$
 ;;;;
 ;;
 ;; Zero and Negative flag interpretation lemmas ;;
 ;;
 ;;;;

DEFINITION:

$b\text{-bv-nzerop}(a)$
 $= \text{if bitvp}(a)$
 $\quad \text{then if } a = \text{BTM} \text{ then f}$
 $\quad \quad \text{else b-or(bit}(a), b\text{-bv-nzerop}(\text{vec}(a))) \text{ endif}$
 $\quad \text{else f endif}$

DEFINITION: $b\text{-bv-zerop}(a) = \text{b-not}(b\text{-bv-nzerop}(a))$

DEFINITION:

$v\text{-zerop}(a)$
 $= \text{if bitvp}(a)$
 $\quad \text{then if } a = \text{BTM} \text{ then t}$
 $\quad \quad \text{else (bit}(a) = \text{f}) \wedge v\text{-zerop}(\text{vec}(a)) \text{ endif}$
 $\quad \text{else t endif}$

THEOREM: $b\text{-bv-zerop-equal-v-zerop}$
 $b\text{-bv-zerop}(a) = v\text{-zerop}(a)$

; The following are the natural number and tc intepretation lemmas for
 ; the zero flag.

THEOREM: $v\text{-zerop-equal-bv-to-nat-zero}$
 $v\text{-zerop}(a) = (\text{bv-to-nat}(a) \simeq 0)$

THEOREM: $v\text{-zerop-equal-bv-to-tc-zero}$
 $v\text{-zerop}(a) = (0 = \text{bv-to-tc}(a))$

EVENT: Disable $v\text{-zerop-equal-bv-to-nat-zero}$.

EVENT: Disable $v\text{-zerop-equal-bv-to-tc-zero}$.

; The following is the tc interpretation lemma for the negative flag.

THEOREM: n-flag-equals-negativep
 $\text{bitn}(a, \text{size}(a)) = \text{negativep}(\text{bv-to-tc}(a))$

EVENT: Disable n-flag-equals-negativep.

DEFINITION:

```

bv-equal(a, b)
= if bitvp(a)
  then if a = BTM then t
    else b-and(b-equiv(bit(a), bit(b)), bv-equal(vec(a), vec(b))) endif
  else f endif

```

THEOREM: bv-equal-is-equal

$$\begin{aligned} & (\text{bitvp}(a) \wedge \text{bitvp}(b) \wedge (\text{size}(a) = \text{size}(b))) \\ \rightarrow & \quad (\text{bv-equal}(a, b) = (a = b)) \end{aligned}$$

EVENT: Disable bv-equal-is-equal.

DEFINITION: NXSZ = 4

; width of micro address reg

DEFINITION: MACHINE-SIZE = 16

; Word width of micro-processor

```
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;; ; Register, RAMP, and ROMP recognizer ;;
;; ; A ram and rom checker are presented below and is used to ensure ;;
;; ; that RAM and ROM (constant function) have certain properties. ;;
;; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

DEFINITION: $\text{sizep}(\text{register}, \text{width}) = (\text{size}(\text{register}) = \text{width})$

DEFINITION:

$\text{every-member-sizep}(\text{lst}, n)$
 $= \text{if } \text{lst} \simeq \text{nil} \text{ then t}$
 $\quad \text{else sizep}(\text{car}(\text{lst}), n) \wedge \text{every-member-sizep}(\text{cdr}(\text{lst}), n) \text{ endif}$

DEFINITION:

$\text{ramp}(\text{ram}, \text{width}, \text{locations})$
 $= ((\text{length}(\text{ram}) = \text{locations}) \wedge \text{every-member-sizep}(\text{ram}, \text{width}))$

DEFINITION:

$\text{romp}(\text{rom}, \text{width}, \text{locations})$
 $= ((\text{length}(\text{rom}) = \text{locations}) \wedge \text{every-member-sizep}(\text{rom}, \text{width}))$

THEOREM: every-member-sizep-implies-size-nth

$((n < \text{length}(\text{lst})) \wedge \text{every-member-sizep}(\text{lst}, \text{width}))$
 $\rightarrow (\text{size}(\text{nth}(n, \text{lst})) = \text{width})$

THEOREM: every-member-sizep-implies-size-nth-machine-size

$((n < \text{length}(\text{lst})) \wedge \text{every-member-sizep}(\text{lst}, \text{MACHINE-SIZE}))$
 $\rightarrow (\text{size}(\text{nth}(n, \text{lst})) = \text{MACHINE-SIZE})$

THEOREM: every-member-sizep-implies-size-nth-0

$(\text{every-member-sizep}(\text{lst}, \text{width}) \wedge (0 < \text{length}(\text{lst})))$
 $\rightarrow (\text{size}(\text{car}(\text{lst})) = \text{width})$

EVENT: Disable boopl.

```
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;; ; Op-code accessors ;;
;; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

DEFINITION:
 $\text{bv-op-code } (i\text{-reg})$
 $= \text{bitv}(\text{bitn}(i\text{-reg}, 13),$
 $\quad \text{bitv}(\text{bitn}(i\text{-reg}, 14),$
 $\quad \quad \text{bitv}(\text{bitn}(i\text{-reg}, 15), \text{bitv}(\text{bitn}(i\text{-reg}, 16), \text{BTM})))$

DEFINITION: $\text{b-move-op } (i\text{-reg}) = \text{bitn}(i\text{-reg}, 12)$

DEFINITION: $\text{b-cc-set } (i\text{-reg}) = \text{bitn}(i\text{-reg}, 11)$

DEFINITION:
 $\text{b-direct-reg-b } (i\text{-reg}) = \text{b-nor}(\text{bitn}(i\text{-reg}, 9), \text{bitn}(i\text{-reg}, 10))$

DEFINITION:
 $\text{b-indirect-reg-b } (i\text{-reg}) = \text{b-and}(\text{bitn}(i\text{-reg}, 9), \text{b-not}(\text{bitn}(i\text{-reg}, 10)))$

DEFINITION:
 $\text{b-indirect-reg-b-dec } (i\text{-reg}) = \text{b-and}(\text{b-not}(\text{bitn}(i\text{-reg}, 9)), \text{bitn}(i\text{-reg}, 10))$

DEFINITION:
 $\text{b-indirect-reg-b-inc } (i\text{-reg}) = \text{b-and}(\text{bitn}(i\text{-reg}, 9), \text{bitn}(i\text{-reg}, 10))$

DEFINITION:
 $\text{bv-oprd-b } (i\text{-reg})$
 $= \text{bitv}(\text{bitn}(i\text{-reg}, 6), \text{bitv}(\text{bitn}(i\text{-reg}, 7), \text{bitv}(\text{bitn}(i\text{-reg}, 8), \text{BTM})))$

DEFINITION:
 $\text{b-direct-reg-a } (i\text{-reg}) = \text{b-nor}(\text{bitn}(i\text{-reg}, 4), \text{bitn}(i\text{-reg}, 5))$

DEFINITION:
 $\text{b-indirect-reg-a } (i\text{-reg}) = \text{b-and}(\text{bitn}(i\text{-reg}, 4), \text{b-not}(\text{bitn}(i\text{-reg}, 5)))$

DEFINITION:
 $\text{b-indirect-reg-a-dec } (i\text{-reg}) = \text{b-and}(\text{b-not}(\text{bitn}(i\text{-reg}, 4)), \text{bitn}(i\text{-reg}, 5))$

DEFINITION:
 $\text{b-indirect-reg-a-inc } (i\text{-reg}) = \text{b-and}(\text{bitn}(i\text{-reg}, 4), \text{bitn}(i\text{-reg}, 5))$

DEFINITION:
 $\text{bv-oprd-a } (i\text{-reg})$
 $= \text{bitv}(\text{bitn}(i\text{-reg}, 1), \text{bitv}(\text{bitn}(i\text{-reg}, 2), \text{bitv}(\text{bitn}(i\text{-reg}, 3), \text{BTM})))$

```
;;;;;;;;;;;;;;;;;;;;
;;          ;;
;;          Sub-functions for FM8501 ;;
;;          ;;
;;          NOTE: Many definitions below are presented in pairs. A hardware ;;
```

```

;; version is presented along with a version that is more      ;;
;; agreeable to the theorem-prover. The second of these      ;;
;; paired definitions has a "WITH-IFS" ending. Not all      ;;
;; of the hardware functions have a "WITH-IFS" pair.       ;;
;; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

DEFINITION:

$$\text{bv-alu-op-code } (i\text{-reg}) = \text{bv-if}(\text{b-move-op } (i\text{-reg}), \text{nat-to-bv } (0, 4), \text{bv-op-code } (i\text{-reg}))$$

DEFINITION:

$$\begin{aligned} \text{b-store-alu-result } & (c\text{-flag}, v\text{-flag}, z\text{-flag}, n\text{-flag}, i\text{-reg}) \\ = & \text{b-or}(\text{b-or}(\text{b-not}(\text{b-move-op } (i\text{-reg})), \text{bitn}(\text{bv-op-code } (i\text{-reg}), 4)), \\ & \quad \text{b-or}(\text{b-or}(\text{b-or}(\text{b-and}(\text{b-not } (c\text{-flag}), \\ & \quad \quad \quad \text{bv-equal}(\text{bv-op-code } (i\text{-reg}), \text{nat-to-bv } (0, 4))), \\ & \quad \quad \quad \text{b-and } (c\text{-flag}), \\ & \quad \quad \quad \text{bv-equal}(\text{bv-op-code } (i\text{-reg}), \text{nat-to-bv } (1, 4))), \\ & \quad \quad \quad \text{b-or}(\text{b-and}(\text{b-not } (v\text{-flag}), \\ & \quad \quad \quad \text{bv-equal}(\text{bv-op-code } (i\text{-reg}), \text{nat-to-bv } (2, 4))), \\ & \quad \quad \quad \text{b-and } (v\text{-flag}), \\ & \quad \quad \quad \text{bv-equal}(\text{bv-op-code } (i\text{-reg}), \text{nat-to-bv } (3, 4))), \\ & \quad \quad \quad \text{b-or}(\text{b-or}(\text{b-and}(\text{b-not } (z\text{-flag}), \\ & \quad \quad \quad \text{bv-equal}(\text{bv-op-code } (i\text{-reg}), \text{nat-to-bv } (4, 4))), \\ & \quad \quad \quad \text{b-and } (z\text{-flag}), \\ & \quad \quad \quad \text{bv-equal}(\text{bv-op-code } (i\text{-reg}), \text{nat-to-bv } (5, 4))), \\ & \quad \quad \quad \text{b-or}(\text{b-and}(\text{b-not } (n\text{-flag}), \\ & \quad \quad \quad \text{bv-equal}(\text{bv-op-code } (i\text{-reg}), \text{nat-to-bv } (6, 4))), \\ & \quad \quad \quad \text{b-and } (n\text{-flag}), \\ & \quad \quad \quad \text{bv-equal}(\text{bv-op-code } (i\text{-reg}), \text{nat-to-bv } (7, 4)))))) \end{aligned}$$

DEFINITION:

$$\text{b-store-alu-result-with-ifs } (c\text{-flag}, v\text{-flag}, z\text{-flag}, n\text{-flag}, i\text{-reg})$$

$$\begin{aligned} = & ((\neg \text{b-move-op } (i\text{-reg})) \\ & \vee \text{bitn}(\text{bv-op-code } (i\text{-reg}), 4) \\ & \vee (\text{bv-op-code } (i\text{-reg}) \\ & \quad = \text{nat-to-bv } (\text{if } c\text{-flag } \text{then } 1 \\ & \quad \quad \quad \text{else } 0 \text{ endif,} \\ & \quad \quad \quad 4)) \\ & \vee (\text{bv-op-code } (i\text{-reg}) \\ & \quad = \text{nat-to-bv } (\text{if } v\text{-flag } \text{then } 3 \\ & \quad \quad \quad \text{else } 2 \text{ endif,} \\ & \quad \quad \quad 4)) \end{aligned}$$

```

 $\vee$  (bv-op-code (i-reg)
      = nat-to-bv (if z-flag then 5
                    else 4 endif,
                    4))
 $\vee$  (bv-op-code (i-reg)
      = nat-to-bv (if n-flag then 7
                    else 6 endif,
                    4)))

```

THEOREM: b-store-alu-result-ifs

```

b-store-alu-result (c-flag, v-flag, z-flag, n-flag, i-reg)
= b-store-alu-result-with-ifs (c-flag, v-flag, z-flag, n-flag, i-reg)

```

EVENT: Disable b-store-alu-result.

```

;;;;;;;;;;;;
;;
;;          Micro-rom
;;
;;;;;;;;;;;;

```

DEFINITION:

```

make-micro-word (l)
= if l  $\simeq$  nil then BTM
  elseif cdr (l)  $\simeq$  nil then nat-to-bv (car (l), NXSZ)
  else bitv (if car (l) = 't then t
                else f endif,
              make-micro-word (cdr (l))) endif

```

DEFINITION:

```

make-micro-rom (l)
= if l  $\simeq$  nil then nil
  else cons (make-micro-word (car (l)), make-micro-rom (cdr (l))) endif

```

DEFINITION:

MICRO-STORE

```

= make-micro-rom ('((f f f f f f f f f f f f f f 1)
                     (f t f t f t f f t f t f f f f 2)
                     (f f f t f f f t f f f f f f 3)
                     (f f f f f f f t f f f f t f 4)
                     (f f f f t f f t f t f f f f f 5)
                     (f f f f t f f t f f f f f f 6)

```

```

(f f f f t f f f t t f f f f f 7)
(f f f f f f t f t f t f f f f f 8)
(f f f f f f f f f t f f f f f f 9)
(f f f f f f f f f t f f t f f f f 10)
(f f f f f f f f f t f f f f f f 11)
(t f t f f f f f f f f f f f f f t 12)
(f f f f t f f f t f f f f f f f f 13)
(f f f f f f t f f f f f f f f f f 1)
(f f f f f f f f f f f f f f f f 0)
(f f f f f f f f f f f f f f f f 0)))

```

DEFINITION: $\text{micro-rom}(addr) = \text{v-nth}(addr, \text{MICRO-STORE})$

; Accessors for data in the ROM named "micro-store".

DEFINITION: $\text{b-dout-incdec}(x) = \text{bitn}(x, 1)$

; Data out reg or address unit

DEFINITION: $\text{b-force-inc}(x) = \text{bitn}(x, 2)$

; Force increment for address

DEFINITION: $\text{b-en-no-store}(x) = \text{bitn}(x, 3)$

; Let "NO-STORE" effect sequencer

DEFINITION: $\text{b-ir-mem-ref}(x) = \text{bitn}(x, 4)$

; Memory reference for instruction

DEFINITION: $\text{b-oprda-oprdb}(x) = \text{bitn}(x, 5)$

; Select operand A or operand B

DEFINITION: $\text{b-pc-regnum}(x) = \text{bitn}(x, 6)$

; Select PC or register in file

DEFINITION: $\text{b-postinc}(x) = \text{bitn}(x, 7)$

; Post-increment address mode

DEFINITION: $\text{b-predec}(x) = \text{bitn}(x, 8)$

; Pre-decrement address mode

DEFINITION: $b\text{-rd}(x) = \text{bitn}(x, 9)$
 $; \text{ Read cycle}$
 DEFINITION: $b\text{-seq}(x) = \text{bitn}(x, 10)$
 $; \text{ Sequence micro-address register}$
 DEFINITION: $b\text{-we-a-reg}(x) = \text{bitn}(x, 11)$
 $; \text{ Write enable A register}$
 DEFINITION: $b\text{-we-addr-out}(x) = \text{bitn}(x, 12)$
 $; \text{ Write enable address-out register}$
 DEFINITION: $b\text{-we-b-reg}(x) = \text{bitn}(x, 13)$
 $; \text{ Write enable B register}$
 DEFINITION: $b\text{-we-alu-result}(x) = \text{bitn}(x, 14)$
 $; \text{ WE DATA-OUT, CC-REG, NO-STORE}$
 DEFINITION: $b\text{-we-ir}(x) = \text{bitn}(x, 15)$
 $; \text{ Write enable instruction register}$
 DEFINITION: $b\text{-wr}(x) = \text{bitn}(x, 16)$
 $; \text{ Write cycle}$
 DEFINITION:
 $\text{bv-next}(x)$
 $= \text{bitv}(\text{bitn}(x, 17),$
 $\quad \text{bitv}(\text{bitn}(x, 18), \text{bitv}(\text{bitn}(x, 19), \text{bitv}(\text{bitn}(x, 20), \text{BTM}))))$

DEFINITION:
 $\text{right-bv-next-size}(lst)$
 $= \text{if } lst \simeq \text{nil} \text{ then t}$
 $\quad \text{else } (\text{size}(\text{bv-next}(\text{car}(lst))) = \text{NXSZ})$
 $\quad \wedge \quad \text{right-bv-next-size}(\text{cdr}(lst)) \text{ endif}$

THEOREM: $\text{size-bv-next-micro-rom-lemma}$
 $\text{size}(\text{bv-next}(x)) = 4$

EVENT: Disable micro-rom.

```
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;
;;           Hardware variable and constant assumptions for FM8501.      ;;
;;
;;           The following definition describes the assumptions about the various  ;;
;;           registers (variables) and the ROM used in the construction of the      ;;
;;           FM8501 microprocessor.                                              ;;
;;
;;;;;
```

DEFINITION:

```
standard-hyps (mar,
               read,
               write,
               dtack,
               reset,
               no-store,
               data-out,
               reg-file,
               addr-out,
               c-flag,
               v-flag,
               z-flag,
               n-flag,
               a-reg,
               b-reg,
               i-reg,
               visual-mem,
               real-mem)
=  (romp (MICRO-STORE, 20, exp (2, NXSZ))
    ∧ sizep (mar, NXSZ)
    ∧ boolep (read)
    ∧ boolep (write)
    ∧ boolep (dtack)
    ∧ boolep (reset)
    ∧ boolep (no-store)
    ∧ sizep (data-out, MACHINE-SIZE)
    ∧ ramp (reg-file, MACHINE-SIZE, 8)
    ∧ sizep (addr-out, MACHINE-SIZE)
    ∧ boolep (c-flag)
    ∧ boolep (v-flag)
    ∧ boolep (z-flag))
```

```

 $\wedge \text{boolp}(n\text{-}flag)$ 
 $\wedge \text{sizep}(a\text{-}reg, \text{MACHINE-SIZE})$ 
 $\wedge \text{sizep}(b\text{-}reg, \text{MACHINE-SIZE})$ 
 $\wedge \text{sizep}(i\text{-}reg, \text{MACHINE-SIZE})$ 
 $\wedge \text{sizep}(\text{visual-mem}, \text{MACHINE-SIZE})$ 
 $\wedge \text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, 16)))$ 

;;;;;;;;;;;;;;;;;;;;
;;
;;          Miscellaneous lemmas
;;
;;;
;;;;;;;;;;;;;;;;;;;;

```

THEOREM: every-member-sizep-implies-bitvp
 $(\text{every-member-sizep}(lst, width) \wedge (n < \text{length}(lst)) \wedge (width \neq 0)) \rightarrow \text{bitvp}(\text{nth}(n, lst))$

THEOREM: every-member-sizep-implies-bitvp-machine-size
 $(\text{every-member-sizep}(lst, \text{MACHINE-SIZE}) \wedge (n < \text{length}(lst))) \rightarrow \text{bitvp}(\text{nth}(n, lst))$

THEOREM: sizep-implies-bitvp
 $(\text{size}(a) = (1 + n)) \rightarrow \text{bitvp}(a)$

; The following lemma subsumes trunc-size.

THEOREM: trunc-size-bridge
 $(\text{bitvp}(a) \wedge (n = \text{size}(a))) \rightarrow (\text{trunc}(a, n) = a)$

THEOREM: b-if-works
 $(\text{boolp}(c) \wedge \text{boolp}(a) \wedge \text{boolp}(b)) \rightarrow (\text{b-if}(c, a, b) = \text{if } c \text{ then } a \text{ else } b \text{ endif})$

```

;;;;;;;;;;;;;;;;;;;;
;;
;;          Functions for composing the micro-processor
;;
;;;;;;;;;;;;;;;;;;;;

```

DEFINITION:

$$\begin{aligned} \text{bv-reg-select} & (i\text{-reg}, mar, reset) \\ = & \text{bv-if}(\text{b-or}(reset, \text{b-pc-regnum}(\text{micro-rom}(mar))), \\ & \quad \text{nat-to-bv}(0, 3), \\ & \quad \text{bv-if}(\text{b-oprda-oprdb}(\text{micro-rom}(mar)), \\ & \quad \quad \text{bv-oprd-a}(i\text{-reg}), \\ & \quad \quad \text{bv-oprd-b}(i\text{-reg}))) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{bv-reg-select-with-ifs} & (i\text{-reg}, mar, reset) \\ = & \text{if } \text{b-or}(reset, \text{b-pc-regnum}(\text{micro-rom}(mar))) \text{ then } \text{nat-to-bv}(0, 3) \\ & \quad \text{elseif } \text{b-oprda-oprdb}(\text{micro-rom}(mar)) \text{ then } \text{bv-oprd-a}(i\text{-reg}) \\ & \quad \text{else } \text{bv-oprd-b}(i\text{-reg}) \text{ endif} \end{aligned}$$

THEOREM: bv-reg-select-ifs

$$\text{bv-reg-select}(i\text{-reg}, mar, reset) = \text{bv-reg-select-with-ifs}(i\text{-reg}, mar, reset)$$

DEFINITION:

$$\begin{aligned} \text{b-oprd-mem-ref} & (mar, i\text{-reg}) \\ = & \text{b-if}(\text{b-oprda-oprdb}(\text{micro-rom}(mar)), \\ & \quad \text{b-not}(\text{b-direct-reg-a}(i\text{-reg})), \\ & \quad \text{b-not}(\text{b-direct-reg-b}(i\text{-reg}))) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{b-oprd-mem-ref-with-ifs} & (mar, i\text{-reg}) \\ = & \text{if } \text{b-oprda-oprdb}(\text{micro-rom}(mar)) \text{ then } \text{b-not}(\text{b-direct-reg-a}(i\text{-reg})) \\ & \quad \text{else } \text{b-not}(\text{b-direct-reg-b}(i\text{-reg})) \text{ endif} \end{aligned}$$

THEOREM: b-oprd-mem-ref-ifs

$$\text{b-oprd-mem-ref}(mar, i\text{-reg}) = \text{b-oprd-mem-ref-with-ifs}(mar, i\text{-reg})$$

EVENT: Disable b-oprd-mem-ref.

; This disable was not here when FM8501 proved.

; Next micro-address

DEFINITION:

$$\begin{aligned} \text{mar} & (mar, i\text{-reg}, dtack, reset, no-store) \\ = & \text{update-v}(\text{b-or}(\text{b-or}(\text{b-or}(reset, \text{b-or}(dtack, \text{b-seq}(\text{micro-rom}(mar)))), \\ & \quad \text{b-or}(\text{b-and}(\text{b-en-no-store}(\text{micro-rom}(mar)), no-store), \\ & \quad \quad \text{b-and}(\text{b-not}(\text{b-oprd-mem-ref}(mar, i\text{-reg})), \\ & \quad \quad \quad \text{b-not}(\text{b-ir-mem-ref}(\text{micro-rom}(mar))))), \\ & \quad mar, \\ & \quad \text{bv-if}(reset, \text{nat-to-bv}(0, nxsz), \text{bv-next}(\text{micro-rom}(mar)))) \end{aligned}$$

; Read register

DEFINITION:

read (*mar*, *i-reg*)

= b-and (b-or (b-oprd-mem-ref (*mar*, *i-reg*), b-ir-mem-ref (micro-rom (*mar*))),
b-rd (micro-rom (*mar*)))

; Write register

DEFINITION:

write (*mar*, *i-reg*, *no-store*)

= b-and (b-wr (micro-rom (*mar*)),
b-and (b-oprd-mem-ref (*mar*, *i-reg*), b-not (*no-store*)))

; Data acknowledgement

DEFINITION:

dtack (*current-oracle-entry*) = fix-bool (car (*current-oracle-entry*))

; Reset function

DEFINITION:

reset (*current-oracle-entry*) = fix-bool (cadr (*current-oracle-entry*))

; No-store -- defines the flag which allows FM8501 to do conditional stores.

DEFINITION:

no-store (*no-store*, *c-flag*, *v-flag*, *z-flag*, *n-flag*, *i-reg*, *mar*)

= update-v (b-we-alu-result (micro-rom (*mar*)),
no-store,
b-not (b-store-alu-result (*c-flag*, *v-flag*, *z-flag*, *n-flag*, *i-reg*)))

DEFINITION:

no-store-with-ifs (*no-store*, *c-flag*, *v-flag*, *z-flag*, *n-flag*, *i-reg*, *mar*)

= if b-we-alu-result (micro-rom (*mar*))
then \neg b-store-alu-result-with-ifs (*c-flag*,
v-flag,
z-flag,
n-flag,
i-reg)

else *no-store* endif

THEOREM: no-store-ifs

$$\begin{aligned} \text{no-store}(\text{no-store}, c\text{-flag}, v\text{-flag}, z\text{-flag}, n\text{-flag}, i\text{-reg}, mar) \\ = \text{no-store-with-ifs}(\text{no-store}, c\text{-flag}, v\text{-flag}, z\text{-flag}, n\text{-flag}, i\text{-reg}, mar) \end{aligned}$$

EVENT: Disable no-store.

; Bit-vector result of the ALU

DEFINITION:

$$\begin{aligned} \text{data-out}(\text{data-out}, a\text{-reg}, b\text{-reg}, c\text{-flag}, i\text{-reg}, mar) \\ = \text{update-v(b-we-alu-result(micro-rom(mar)),} \\ \quad \text{data-out,} \\ \quad \text{bv(bv-alu-cv(a-reg, b-reg, c-flag, bv-alu-op-code(i-reg))))}) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{data-out-with-ifs}(\text{data-out}, a\text{-reg}, b\text{-reg}, c\text{-flag}, i\text{-reg}, mar) \\ = \text{if b-we-alu-result(micro-rom(mar))} \\ \quad \text{then bv(bv-alu-cv(a-reg, b-reg, c-flag, bv-alu-op-code(i-reg))))} \\ \quad \text{else data-out endif} \end{aligned}$$

THEOREM: data-out-ifs

$$\begin{aligned} \text{data-out}(\text{data-out}, a\text{-reg}, b\text{-reg}, c\text{-flag}, i\text{-reg}, mar) \\ = \text{data-out-with-ifs}(\text{data-out}, a\text{-reg}, b\text{-reg}, c\text{-flag}, i\text{-reg}, mar) \end{aligned}$$

EVENT: Disable data-out.

; Calculates the next value of the register file.

DEFINITION:

$$\begin{aligned} \text{reg-file}(\text{reg-file}, \text{data-out}, i\text{-reg}, mar, \text{no-store}, \text{reset}) \\ = \text{update-v-nth(b-or(b-or(reset, b-force-inc(micro-rom(mar))),} \\ \quad \text{b-or(b-or(b-pc-regnum(micro-rom(mar)),} \\ \quad \quad \text{b-and(b-wr(micro-rom(mar)),} \\ \quad \quad \text{b-and(b-not(no-store),} \\ \quad \quad \quad \text{b-direct-reg-b(i-reg)))),} \\ \quad \quad \text{b-or(b-and(b-predec(micro-rom(mar)),} \\ \quad \quad \quad \text{b-if(b-oprda-oprdb(micro-rom(mar)),} \\ \quad \quad \quad \quad \text{b-indirect-reg-a-dec(i-reg),} \\ \quad \quad \quad \quad \text{b-indirect-reg-b-dec(i-reg)))),} \\ \quad \quad \text{b-and(b-postinc(micro-rom(mar)),} \\ \quad \quad \quad \text{b-if(b-oprda-oprdb(micro-rom(mar)),} \\ \quad \quad \quad \quad \text{b-indirect-reg-a-inc(i-reg),}} \end{aligned}$$

```

                                b-indirect-reg-b-inc (i-reg)))))),  

bv-reg-select (i-reg, mar, reset),  

reg-file,  

bv-if (b-or (b-dout-incdec (micro-rom (mar)), reset),  

        bv-if (reset, nat-to-bv (0, MACHINE-SIZE), data-out),  

        bv-if (b-or (b-force-inc (micro-rom (mar)),  

                b-if (b-oprda-oprdb (micro-rom (mar)),  

                    b-indirect-reg-a-inc (i-reg),  

                    b-indirect-reg-b-inc (i-reg))),  

bv-adder-output (t,  

                nat-to-bv (0, MACHINE-SIZE),  

                v-nth (bv-reg-select (i-reg,  

                                      mar,  

                                      reset),  

                    reg-file)),  

bv-subtracter-output (t,  

                    nat-to-bv (0,  

                              MACHINE-SIZE),  

                    v-nth (bv-reg-select (i-reg,  

                                          mar,  

                                          reset),  

                    reg-file))))))
```

; Defines the output address presented by FM8501.

DEFINITION:

```

addr-out (addr-out, reg-file, i-reg, mar, reset)
= update-v (b-we-addr-out (micro-rom (mar)),
            addr-out,
            bv-if (b-and (b-predec (micro-rom (mar)),
                    b-if (b-oprda-oprdb (micro-rom (mar)),
                        b-indirect-reg-a-dec (i-reg),
                        b-indirect-reg-b-dec (i-reg))),  

bv-subtracter-output (t,  

                    nat-to-bv (0, MACHINE-SIZE),  

                    v-nth (bv-reg-select (i-reg,  

                                          mar,  

                                          reset),  

                    reg-file)),  

v-nth (bv-reg-select (i-reg, mar, reset), reg-file)))
```

; Carry flag

DEFINITION:

c-flag ($c\text{-}flag$, $a\text{-}reg$, $b\text{-}reg$, $i\text{-}reg$, mar)
= update-v (b-and (b-we-alu-result (micro-rom (mar)), b-cc-set ($i\text{-}reg$)),
 $c\text{-}flag$,
c (bv-alu-cv ($a\text{-}reg$, $b\text{-}reg$, $c\text{-}flag$, bv-alu-op-code ($i\text{-}reg$))))

DEFINITION:

c-flag-with-ifs ($c\text{-}flag$, $a\text{-}reg$, $b\text{-}reg$, $i\text{-}reg$, mar)
= **if** b-and (b-we-alu-result (micro-rom (mar)), b-cc-set ($i\text{-}reg$))
then c (bv-alu-cv ($a\text{-}reg$, $b\text{-}reg$, $c\text{-}flag$, bv-alu-op-code ($i\text{-}reg$)))
else $c\text{-}flag$ **endif**

THEOREM: c-flag-ifs

c-flag ($c\text{-}flag$, $a\text{-}reg$, $b\text{-}reg$, $i\text{-}reg$, mar)
= c-flag-with-ifs ($c\text{-}flag$, $a\text{-}reg$, $b\text{-}reg$, $i\text{-}reg$, mar)

EVENT: Disable c-flag.

; The overflow flag

DEFINITION:

v-flag ($v\text{-}flag$, $a\text{-}reg$, $b\text{-}reg$, $c\text{-}flag$, $i\text{-}reg$, mar)
= update-v (b-and (b-we-alu-result (micro-rom (mar)), b-cc-set ($i\text{-}reg$)),
 $v\text{-}flag$,
v (bv-alu-cv ($a\text{-}reg$, $b\text{-}reg$, $c\text{-}flag$, bv-alu-op-code ($i\text{-}reg$))))

DEFINITION:

v-flag-with-ifs ($v\text{-}flag$, $a\text{-}reg$, $b\text{-}reg$, $c\text{-}flag$, $i\text{-}reg$, mar)
= **if** b-and (b-we-alu-result (micro-rom (mar)), b-cc-set ($i\text{-}reg$))
then v (bv-alu-cv ($a\text{-}reg$, $b\text{-}reg$, $c\text{-}flag$, bv-alu-op-code ($i\text{-}reg$)))
else $v\text{-}flag$ **endif**

THEOREM: v-flag-ifs

v-flag ($v\text{-}flag$, $a\text{-}reg$, $b\text{-}reg$, $c\text{-}flag$, $i\text{-}reg$, mar)
= v-flag-with-ifs ($v\text{-}flag$, $a\text{-}reg$, $b\text{-}reg$, $c\text{-}flag$, $i\text{-}reg$, mar)

EVENT: Disable v-flag.

; The zero flag

DEFINITION:

z-flag ($z\text{-}flag$, $a\text{-}reg$, $b\text{-}reg$, $c\text{-}flag$, $i\text{-}reg$, mar)

```
= update-v (b-and (b-we-alu-result (micro-rom (mar)), b-cc-set (i-reg)),
      z-flag,
      b-bv-zerop (bv (bv-alu-cv (a-reg,
          b-reg,
          c-flag,
          bv-alu-op-code (i-reg)))))
```

DEFINITION:

```
z-flag-with-ifs (z-flag, a-reg, b-reg, c-flag, i-reg, mar)
= if b-and (b-we-alu-result (micro-rom (mar)), b-cc-set (i-reg))
  then b-bv-zerop (bv (bv-alu-cv (a-reg, b-reg, c-flag, bv-alu-op-code (i-reg))))
  else z-flag endif
```

THEOREM: z-flag-ifs

```
z-flag (z-flag, a-reg, b-reg, c-flag, i-reg, mar)
= z-flag-with-ifs (z-flag, a-reg, b-reg, c-flag, i-reg, mar)
```

EVENT: Disable z-flag.

```
; Two's complement negative flag
```

DEFINITION:

```
n-flag (n-flag, a-reg, b-reg, c-flag, i-reg, mar)
= update-v (b-and (b-we-alu-result (micro-rom (mar)), b-cc-set (i-reg)),
      n-flag,
      bitn (bv (bv-alu-cv (a-reg, b-reg, c-flag, bv-alu-op-code (i-reg))),
      MACHINE-SIZE))
```

DEFINITION:

```
n-flag-with-ifs (n-flag, a-reg, b-reg, c-flag, i-reg, mar)
= if b-and (b-we-alu-result (micro-rom (mar)), b-cc-set (i-reg))
  then bitn (bv (bv-alu-cv (a-reg, b-reg, c-flag, bv-alu-op-code (i-reg))),
  MACHINE-SIZE)
  else n-flag endif
```

THEOREM: n-flag-ifs

```
n-flag (n-flag, a-reg, b-reg, c-flag, i-reg, mar)
= n-flag-with-ifs (n-flag, a-reg, b-reg, c-flag, i-reg, mar)
```

EVENT: Disable n-flag.

```
; Operand A for the ALU
```

DEFINITION:

a-reg (*a-reg*, *visual-mem*, *reg-file*, *i-reg*, *mar*, *reset*)
= update-v (b-we-a-reg (micro-rom (*mar*)),
 a-reg,
 bv-if (b-direct-reg-a (*i-reg*),
 v-nth (bv-reg-select (*i-reg*, *mar*, *reset*), *reg-file*),
 visual-mem))

; Operand B for the ALU

DEFINITION:

b-reg (*b-reg*, *visual-mem*, *reg-file*, *i-reg*, *mar*, *reset*)
= update-v (b-we-b-reg (micro-rom (*mar*)),
 b-reg,
 bv-if (b-direct-reg-b (*i-reg*),
 v-nth (bv-reg-select (*i-reg*, *mar*, *reset*), *reg-file*),
 visual-mem))

; Fills the instruction register

DEFINITION:

i-reg (*i-reg*, *visual-mem*, *mar*)
= update-v (b-we-ir (micro-rom (*mar*)), *i-reg*, *visual-mem*)

DEFINITION:

i-reg-with-ifs (*i-reg*, *visual-mem*, *mar*)
= if b-we-ir (micro-rom (*mar*)) then *visual-mem*
 else *i-reg* endif

THEOREM: i-reg-ifs

i-reg (*i-reg*, *visual-mem*, *mar*) = i-reg-with-ifs (*i-reg*, *visual-mem*, *mar*)

EVENT: Disable i-reg.

```
;;;;;;;;;;;;;;;;;;;;
;;
;;          Memory process
;;
;;          The memory process is interesting as it requires history to
;;          operate.  VISUAL-MEM is the description of how a memory that
;;          FM8501 reads is expected to act.  A "correct" memory value is
;;          only returned after the READ line has been on for two clock "ticks",
;;          the WRITE line is off, DTACK is on, RESET is off, and DATA-OUT      ;;
```

```

;;      and ADDR-OUT have been stable for two clock "ticks".  VISUAL-MEM      ;;
;;      embodies the assumptions made about reading memory.  REAL-MEM      ;;
;;      is a function that actually updates the memory.  Its assumptions      ;;
;;      are expressed similarly as VISUAL-MEM.  The WATCH-DOG allows      ;;
;;      one tick's worth of state to be kept concerning READ, WRITE,      ;;
;;      DTACK, DATA-OUT, and ADDR-OUT.      ;;
;;      ;;
;::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::;;

```

EVENT: Add the shell *watch-dog*, with recognizer function symbol *watch-dogp* and 5 accessors: *read-1*, with type restriction (none-of) and default value false; *write-1*, with type restriction (none-of) and default value false; *dtack-1-oracle*, with type restriction (none-of) and default value false; *data-out-1*, with type restriction (one-of bitvp) and default value btm; *addr-out-1*, with type restriction (one-of bitvp) and default value btm.

EVENT: Introduce the function symbol *default-visual-mem-value* of 0 arguments.

```

; Default value from memory when memory
; has not been selected to return a value.

```

DEFINITION:

```

visual-mem (real-mem,
            read,
            write,
            addr-out,
            memory-watch-dog-history,
            dtack-oracle,
            reset-oracle)
=  trunc(if (read ∧ read-1(memory-watch-dog-history))
        ∧ ((¬ write)
           ∧ (¬ write-1(memory-watch-dog-history)))
        ∧ (addr-out = addr-out-1(memory-watch-dog-history))
        ∧ (dtack-oracle ∧ dtack-1-oracle(memory-watch-dog-history))
        ∧ (¬ reset-oracle) then v-nth(addr-out, real-mem)
    else DEFAULT-VISUAL-MEM-VALUE endif,
          MACHINE-SIZE)

```

DEFINITION:

```
real-mem (real-mem,
```

```

read,
write,
addr-out,
data-out,
memory-watch-dog-history,
dtack-oracle,
reset-oracle)
= update-v-nth ((write  $\wedge$  write-1 (memory-watch-dog-history))
     $\wedge$  (( $\neg$  read)
         $\wedge$  ( $\neg$  read-1 (memory-watch-dog-history)))
         $\wedge$  (addr-out = addr-out-1 (memory-watch-dog-history)))
         $\wedge$  (dtack-oracle  $\wedge$  ( $\neg$  dtack-1-oracle (memory-watch-dog-history)))
         $\wedge$  ( $\neg$  reset-oracle),
        addr-out,
        real-mem,
        data-out)

;::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::;;
;; ;:: "big-machine" -- the definition of the microprocessor ::::;;
;; ;:: This function is the definition of the FM8501 microprocessor. ::::;;
;; ;:: BIG-MACHINE executes as long as there are clock "ticks". Clock ::::;;
;; ;:: "ticks" are characterized by there being elements left in the ::::;;
;; ;:: ORACLE. Otherwise, this function just stops, effectively ::::;;
;; ;:: freezing the value of its variables (registers). ::::;;
;; ;:: ::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::;;

```

DEFINITION:

```

big-machine (mar,
    read,
    write,
    dtack,
    reset,
    no-store,
    data-out,
    reg-file,
    addr-out,
    c-flag,
    v-flag,
    z-flag,

```

```

n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
memory-watch-dog-history,
oracle)
= if oracle  $\simeq$  nil
then list (mar,
            read,
            write,
            dtack,
            reset,
            no-store,
            data-out,
            reg-file,
            addr-out,
            c-flag,
            v-flag,
            z-flag,
            n-flag,
            a-reg,
            b-reg,
            i-reg,
            visual-mem,
            real-mem,
            memory-watch-dog-history)
else big-machine (mar (mar, i-reg, dtack, reset, no-store),
                  read (mar, i-reg),
                  write (mar, i-reg, no-store),
                  dtack (car (oracle)),
                  reset (car (oracle)),
                  no-store (no-store,
                             c-flag,
                             v-flag,
                             z-flag,
                             n-flag,
                             i-reg,
                             mar),
                  data-out (data-out, a-reg, b-reg, c-flag, i-reg, mar),
                  reg-file (reg-file,
                             data-out,
                             i-reg,

```

```

        mar,
        no-store,
        reset),
addr-out (addr-out, reg-file, i-reg, mar, reset),
c-flag (c-flag, a-reg, b-reg, i-reg, mar),
v-flag (v-flag, a-reg, b-reg, c-flag, i-reg, mar),
z-flag (z-flag, a-reg, b-reg, c-flag, i-reg, mar),
n-flag (n-flag, a-reg, b-reg, c-flag, i-reg, mar),
a-reg (a-reg,
        visual-mem,
        reg-file,
        i-reg,
        mar,
        reset),
b-reg (b-reg,
        visual-mem,
        reg-file,
        i-reg,
        mar,
        reset),
i-reg (i-reg, visual-mem, mar),
visual-mem (real-mem,
            read,
            write,
            addr-out,
            memory-watch-dog-history,
            dtack (car (oracle)),
            reset (car (oracle))),
real-mem (real-mem,
            read,
            write,
            addr-out,
            data-out,
            memory-watch-dog-history,
            dtack (car (oracle)),
            reset (car (oracle))),
watch-dog (read,
            write,
            dtack (car (oracle)),
            data-out,
            addr-out),
cdr (oracle)) endif
;;;;;;;;;;;;;;;;;;;;

```

```

;;
;;           "big-machine" operation on lists and empty lists
;;
;;           The following two lemmas describe what BIG-MACHINE does when
;;           clock "ticks" are available or the clock has been exhausted.
;;           This information is easily available by looking at the definition
;;           BIG-MACHINE; however, these formulations make it easier for the
;;           theorem-prover to reason about BIG-MACHINE.
;;
;::::::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;::::::::::::::;

```

THEOREM: open-big-machine-on-nlistp
 $(\neg \text{listp}(\text{oracle}))$
 $\rightarrow (\text{big-machine}(\text{mar},$
 $\quad \text{read},$
 $\quad \text{write},$
 $\quad \text{dtack},$
 $\quad \text{reset},$
 $\quad \text{no-store},$
 $\quad \text{data-out},$
 $\quad \text{reg-file},$
 $\quad \text{addr-out},$
 $\quad \text{c-flag},$
 $\quad \text{v-flag},$
 $\quad \text{z-flag},$
 $\quad \text{n-flag},$
 $\quad \text{a-reg},$
 $\quad \text{b-reg},$
 $\quad \text{i-reg},$
 $\quad \text{visual-mem},$
 $\quad \text{real-mem},$
 $\quad \text{memory-watch-dog-history},$
 $\quad \text{oracle}))$
 $= \text{list}(\text{mar},$
 $\quad \text{read},$
 $\quad \text{write},$
 $\quad \text{dtack},$
 $\quad \text{reset},$
 $\quad \text{no-store},$
 $\quad \text{data-out},$
 $\quad \text{reg-file},$
 $\quad \text{addr-out},$

$c\text{-}flag$,
 $v\text{-}flag$,
 $z\text{-}flag$,
 $n\text{-}flag$,
 $a\text{-}reg$,
 $b\text{-}reg$,
 $i\text{-}reg$,
 $visual\text{-}mem$,
 $real\text{-}mem$,
 $memory\text{-}watch\text{-}dog\text{-}history))$

THEOREM: open-big-machine-on-listp
 $listp(oracle)$
 \rightarrow (big-machine (mar ,
 $read$,
 $write$,
 $dtack$,
 $reset$,
 $no\text{-}store$,
 $data\text{-}out$,
 $reg\text{-}file$,
 $addr\text{-}out$,
 $c\text{-}flag$,
 $v\text{-}flag$,
 $z\text{-}flag$,
 $n\text{-}flag$,
 $a\text{-}reg$,
 $b\text{-}reg$,
 $i\text{-}reg$,
 $visual\text{-}mem$,
 $real\text{-}mem$,
 $memory\text{-}watch\text{-}dog\text{-}history$,
 $oracle$)
 $=$ big-machine ($mar(mar, i\text{-}reg, dtack, reset, no\text{-}store)$,
 $read(mar, i\text{-}reg)$,
 $write(mar, i\text{-}reg, no\text{-}store)$,
 $dtack(car(oracle))$,
 $reset(car(oracle))$,
 $no\text{-}store\text{-}with\text{-}ifs(no\text{-}store,$
 $c\text{-}flag$,
 $v\text{-}flag$,
 $z\text{-}flag$,
 $n\text{-}flag$,
 $i\text{-}reg$,

```

    mar),
data-out-with-ifs (data-out,
    a-reg,
    b-reg,
    c-flag,
    i-reg,
    mar),
reg-file (reg-file,
    data-out,
    i-reg,
    mar,
    no-store,
    reset),
addr-out (addr-out, reg-file, i-reg, mar, reset),
c-flag-with-ifs (c-flag, a-reg, b-reg, i-reg, mar),
v-flag-with-ifs (v-flag,
    a-reg,
    b-reg,
    c-flag,
    i-reg,
    mar),
z-flag-with-ifs (z-flag,
    a-reg,
    b-reg,
    c-flag,
    i-reg,
    mar),
n-flag-with-ifs (n-flag,
    a-reg,
    b-reg,
    c-flag,
    i-reg,
    mar),
a-reg (a-reg, visual-mem, reg-file, i-reg, mar, reset),
b-reg (b-reg, visual-mem, reg-file, i-reg, mar, reset),
i-reg-with-ifs (i-reg, visual-mem, mar),
visual-mem (real-mem,
    read,
    write,
    addr-out,
    memory-watch-dog-history,
    dtack (car (oracle)),
    reset (car (oracle))),
real-mem (real-mem,

```

```

        read,
        write,
        addr-out,
        data-out,
        memory-watch-dog-history,
        dtack (car (oracle)),
        reset (car (oracle))),
watch-dog (read,
           write,
           dtack (car (oracle)),
           data-out,
           addr-out),
           cdr (oracle)))

```

EVENT: Disable big-machine.

```

;:::;;
;;      This file contains definitions and lemmas concerning the      ;;
;;      sequencing of big-machine. The proofs for the correctness of   ;;
;;      the micro-code are given here.                                     ;;
;;      ;::;;
;:::;;
;:::;;
;
```

```

;:::;;
;;      Lemma used to tear apart "append"ed oracles      ;;
;;      This is the fundamental lemma for sequencing big-machine.    ;;
;;      It permits us to express computations on a (append a b) in terms  ;;
;;      of a computation on b applied to the state produced by a. We can   ;;
;;      then get results about long computations by composing them from  ;;
;;      simple ones.                                               ;;
;::;;
;::;;
;
```

THEOREM: big-machine-append
 $(m = \text{big-machine}(\text{mar},$
 $\quad \text{read},$

```

write,
dtack,
reset,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
memory-watch-dog-history,
oracle1))
→ (big-machine (mar,
read,
write,
dtack,
reset,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
memory-watch-dog-history,
append (oracle1, oracle2))
= big-machine (car (m),
cadr (m),
caddr (m),
cadaddr (m),
cadddd (m),
caddddd (m),
caddddddr (m),

```

THEOREM: bv-incrementer-truncates-to-machine-size
 $((zero = \text{nat-to-bv}(0, \text{MACHINE-SIZE}))$
 $\wedge \text{bitvp}(\text{bit-vec})$
 $\wedge (\text{size}(\text{bit-vec}) = \text{MACHINE-SIZE}))$
 $\rightarrow (\text{bv-adder-output}(\mathbf{t}, zero, \text{bit-vec}) = \text{v-nat-inc}(\text{bit-vec}))$

EVENT: Disable by-incrementer-truncates-to-machine-size.

THEOREM: bv-decrementer-truncates-to-machine-size-help
 $((\text{bv-to-nat } (\text{bit-vec}) \not< 1) \wedge \text{bitvp } (\text{bit-vec}) \wedge (\text{size } (\text{bit-vec}) = 16) \wedge (\text{bv-to-nat } (\text{bit-vec}) \neq 0)) \rightarrow (\text{nat-to-bv } (\text{bv-to-nat } (\text{bit-vec}) - 1, 16) = \text{nat-to-bv } (\text{bv-to-nat } (\text{bit-vec}) - 1, 16))$

THEOREM: bv-decremener-truncates-to-machine-size
 $((zero = \text{nat-to-bv}(0, \text{MACHINE-SIZE}))$
 $\wedge \text{bitvp}(\text{bit-vec})$
 $\wedge (\text{size}(\text{bit-vec}) = \text{MACHINE-SIZE}))$
 $\rightarrow (\text{bv-subracter-output}(\mathbf{t}, zero, \text{bit-vec}) = \text{v-nat-dec}(\text{bit-vec}))$

EVENT: Disable bv-decrementer-truncates-to-machine-size-help.

EVENT: Disable bv-decrementer-truncates-to-machine-size.

THEOREM: trunc-size-1

$$\begin{aligned} (n = \text{size}(a)) \\ \rightarrow (\text{trunc}(a, n) \\ = \text{if bitvp}(a) \text{ then } a \\ \text{else BTM endif}) \end{aligned}$$

THEOREM: size-v-nth

$$\begin{aligned} ((\text{size}(a) = 3) \\ \wedge (\text{length}(\text{reg-file}) = 8) \\ \wedge \text{every-member-sizep}(\text{reg-file}, \text{MACHINE-SIZE})) \\ \rightarrow (\text{size}(\text{v-nth}(a, \text{reg-file})) = \text{MACHINE-SIZE}) \end{aligned}$$

THEOREM: update-update-nth

$$\begin{aligned} \text{update-nth}(c, n, \text{update-nth}(c, n, \text{lst}, \text{value2}), \text{value1}) \\ = \text{update-nth}(c, n, \text{lst}, \text{value1}) \end{aligned}$$

```
;;;;;;;;;;;;
;;;
;;       Resetting "big-machine"
;;;
;;;;;;;
```

THEOREM: mar-on-reset

$$\text{mar}(\text{mar}, i\text{-reg}, dtack, t, no-store) = \text{nat-to-bv}(0, \text{NXSZ})$$

THEOREM: reg-file-on-reset

$$\begin{aligned} \text{reg-file}(\text{reg-file}, \text{data-out}, i\text{-reg}, \text{mar}, \text{no-store}, t) \\ = \text{update-nth}(t, 0, \text{reg-file}, \text{nat-to-bv}(0, \text{MACHINE-SIZE})) \end{aligned}$$

THEOREM: listp-reg-file

$$\begin{aligned} \text{listp}(\text{reg-file}(\text{reg-file}, \text{data-out}, i\text{-reg}, \text{mar}, \text{no-store}, \text{reset})) \\ = \text{listp}(\text{reg-file}) \end{aligned}$$

```
; The following lemma describes the first three clock "ticks" after a
; reset occurs. The memory-address register (MAR) is set to zero, the
; read and write outputs are set to "false", and the reset latch is set
; to "true". Since nothing is known about the WATCH-DOG-HISTORY, it is
; not possible to characterize what the memory state is. However, after
```

```
; these three clock "ticks" everything is stable (unchanging) until reset
; is turned off.
```

THEOREM: reset-to-state-0

```
(standard-hyps (mar,
    read,
    write,
    dtack,
    reset,
    no-store,
    data-out,
    reg-file,
    addr-out,
    c-flag,
    v-flag,
    z-flag,
    n-flag,
    a-reg,
    b-reg,
    i-reg,
    visual-mem,
    real-mem)
 $\wedge$  (m = big-machine (mar,
    read,
    write,
    dtack,
    reset,
    no-store,
    data-out,
    reg-file,
    addr-out,
    c-flag,
    v-flag,
    z-flag,
    n-flag,
    a-reg,
    b-reg,
    i-reg,
    visual-mem,
    real-mem,
    memory-watch-dog-history,
    list (list (dt1, t), list (dt2, t), list (dt3, t))))))
 $\rightarrow$  ((car (m) = nat-to-bv (0, NXSZ)))
```

$$\begin{aligned}
& \wedge (\text{cadr}(m) = \mathbf{f}) \\
& \wedge (\text{caddr}(m) = \mathbf{f}) \\
& \wedge (\text{caddaddr}(m) = \mathbf{t}) \\
& \wedge (\text{nth}(0, \text{cadddddaddr}(m)) = \text{nat-to-bv}(0, \text{MACHINE-SIZE}))
\end{aligned}$$

EVENT: Disable reset-to-state-0.

DEFINITION:

$$\begin{aligned}
& \text{list-of-n-plus-1-dtack-off-reset-on}(\text{count}) \\
= & \quad \text{if } \text{count} \simeq 0 \text{ then list(list(f, t))} \\
& \quad \text{else cons(list(f, t),} \\
& \quad \quad \text{list-of-n-plus-1-dtack-off-reset-on}(\text{count} - 1)) \text{ endif}
\end{aligned}$$

THEOREM: state-0-to-0-wait-help

$$\begin{aligned}
& (\text{mar0} = \text{nat-to-bv}(0, \text{NXSZ})) \\
\rightarrow & \quad (\text{big-machine}(\text{mar0}, \\
& \quad \quad \mathbf{f}, \\
& \quad \quad \mathbf{f}, \\
& \quad \quad \text{dtack}, \\
& \quad \quad \mathbf{t}, \\
& \quad \quad \text{no-store}, \\
& \quad \quad \text{data-out}, \\
& \quad \quad \text{reg-file}, \\
& \quad \quad \text{addr-out}, \\
& \quad \quad \text{c-flag}, \\
& \quad \quad \text{v-flag}, \\
& \quad \quad \text{z-flag}, \\
& \quad \quad \text{n-flag}, \\
& \quad \quad \text{a-reg}, \\
& \quad \quad \text{b-reg}, \\
& \quad \quad \text{i-reg}, \\
& \quad \quad \text{visual-mem}, \\
& \quad \quad \text{real-mem}, \\
& \quad \quad \text{watch-dog-history}, \\
& \quad \quad \text{cons(list(dt-any, t), oracle)}) \\
= & \quad \text{big-machine}(\text{mar0}, \\
& \quad \quad \mathbf{f}, \\
& \quad \quad \mathbf{f}, \\
& \quad \quad \text{fix-bool(dt-any)}, \\
& \quad \quad \mathbf{t}, \\
& \quad \quad \text{no-store}, \\
& \quad \quad \text{data-out}, \\
& \quad \quad \text{update-nth(t,} \\
& \quad \quad \quad 0,
\end{aligned}$$

```

 $reg\text{-}file,$ 
 $\text{nat-to-bv}(0, \text{MACHINE-SIZE})),$ 
 $addr\text{-}out,$ 
 $c\text{-}flag,$ 
 $v\text{-}flag,$ 
 $z\text{-}flag,$ 
 $n\text{-}flag,$ 
 $a\text{-}reg,$ 
 $b\text{-}reg,$ 
 $i\text{-}reg,$ 
 $\text{trunc}(\text{DEFAULT-VISUAL-MEM-VALUE}, \text{MACHINE-SIZE}),$ 
 $real\text{-}mem,$ 
 $\text{watch-dog}(\mathbf{f}, \mathbf{f}, \text{fix-bool}(dt\text{-}any), data\text{-}out, addr\text{-}out),$ 
 $oracle))$ 

```

EVENT: Disable state-0-to-0-wait-help.

DEFINITION:

```

state-0-to-0-induction ( $dtack$ ,
 $data\text{-}out$ ,
 $reg\text{-}file$ ,
 $addr\text{-}out$ ,
 $visual\text{-}mem$ ,
 $watch\text{-}dog$ ,
 $n$ )
= if  $n \simeq 0$  then  $t$ 
else state-0-to-0-induction ( $\mathbf{f}$ ,
 $data\text{-}out$ ,
 $\text{update-nth}(\mathbf{t},$ 
 $0,$ 
 $reg\text{-}file,$ 
 $\text{nat-to-bv}(0,$ 
 $\text{MACHINE-SIZE})),$ 
 $addr\text{-}out,$ 
 $\text{trunc}(\text{DEFAULT-VISUAL-MEM-VALUE},$ 
 $\text{MACHINE-SIZE}),$ 
 $\text{watch-dog}(\mathbf{f}, \mathbf{f}, \mathbf{f}, data\text{-}out, addr\text{-}out),$ 
 $n - 1)$  endif

```

THEOREM: state-0-to-0-wait
 $(mar0 = \text{nat-to-bv}(0, \text{NXSZ}))$
 $\rightarrow (\text{big-machine}(mar0,$
 $\mathbf{f},$
 $\mathbf{f},$

```

    dtack,
    t,
    no-store,
    data-out,
    reg-file,
    addr-out,
    c-flag,
    v-flag,
    z-flag,
    n-flag,
    a-reg,
    b-reg,
    i-reg,
    visual-mem,
    real-mem,
    watch-dog-history,
    list-of-n-plus-1-dtack-off-reset-on (n))
=  list (nat-to-bv (0, NXSZ),
        f,
        f,
        f,
        t,
        no-store,
        data-out,
        update-nth (t, 0, reg-file, nat-to-bv (0, MACHINE-SIZE)),
        addr-out,
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        a-reg,
        b-reg,
        i-reg,
        trunc (DEFAULT-VISUAL-MEM-VALUE, MACHINE-SIZE),
        real-mem,
        watch-dog (f, f, f, data-out, addr-out)))

```

EVENT: Disable state-0-to-0-wait.

THEOREM: state-0-to-1
 $(mar0 = \text{nat-to-bv} (0, NXSZ))$
 $\rightarrow (\text{big-machine} (mar0,$
 $\quad f,$
 $\quad f,$

```

dtack,
t,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
memory-watch-dog-history,
list (list (dt-any1, f), list (dt-any2, f)))
= list (nat-to-bv (1, NXSZ),
        f,
        f,
        fix-bool (dt-any2),
        f,
no-store,
data-out,
update-nth (t, 0, reg-file, nat-to-bv (0, MACHINE-SIZE)),
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, fix-bool (dt-any2), data-out, addr-out)))

```

EVENT: Disable state-0-to-1.

DEFINITION:

```

state-0-to-0-wait-to-1-oracle (n)
= append (list-of-n-plus-1-dtack-off-reset-on (n),
          list (list (f, f), list (f, f)))

```

```
; After the MAR has been set to zero, this lemma describes the steps taken by
; FM8501 to prepare itself for executing instructions.
```

THEOREM: state-0-to-0-wait-to-1

(standard-hyps (*mar0*,

- f*,
- f*,
- dtack*,
- t*,
- no-store*,
- data-out*,
- reg-file*,
- addr-out*,
- c-flag*,
- v-flag*,
- z-flag*,
- n-flag*,
- a-reg*,
- b-reg*,
- i-reg*,
- visual-mem*,
- real-mem*)

\wedge (*mar0* = nat-to-bv (0, NXSZ)))

\rightarrow (big-machine (*mar0*,

- f*,
- f*,
- dtack*,
- t*,
- no-store*,
- data-out*,
- reg-file*,
- addr-out*,
- c-flag*,
- v-flag*,
- z-flag*,
- n-flag*,
- a-reg*,
- b-reg*,
- i-reg*,
- visual-mem*,
- real-mem*,
- watch-dog-history*,
- state-0-to-0-wait-to-1-oracle (*n*))

```

=  list (nat-to-bv (1, NXSZ),
        f,
        f,
        f,
        f,
        f,
        no-store,
        data-out,
        update-nth (t, 0, reg-file, nat-to-bv (0, MACHINE-SIZE)),
        addr-out,
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        a-reg,
        b-reg,
        i-reg,
        trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
        real-mem,
        watch-dog (f, f, f, data-out, addr-out)))

```

EVENT: Disable state-0-to-0-wait-to-1.

```

;;;;;;;;;;;;;;;;
;;
;;
;;          "big-machine" instruction loop -- micro-state by micro-state      ;;
;;          ;;
;;
;;;;;;;;;;;;;;;;
;;
;;
;;          Fetch the instruction, and increment the PC                      ;;
;;          ;;
;;
;;;;;;;;;;;;;;;;
;
; We are about to embark on a litany of lemmas that move us from one microcode
; state to another. By inspection of the oracles used below one can deduce the
; timing diagrams. For example, the lemma below moves us from microcode state
; 1, where mar=1, and read, write, and reset are f, to microcode state 2, where
; mar=2, read, write, dtack and reset are f, the pc has been incremented,
; and addr-out contains the old pc. To move from state 1 to 2, we need
; one clock tick with both dtack and reset f.
;
; We will similarly move through every state, some of which have several
; substates as we set lines, wait for acknowledgment, and then move.

```

```

; Once we get all the way through the microcode, we will append together
; the oracles to get an oracle that moves us all the way around from state 1
; to state 1.

; These lemmas make it perfectly clear what each state in the microcode does
; and how long each takes.

```

THEOREM: state-1-to-2

$$\begin{aligned}
& (\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \wedge (\text{mar1} = \text{nat-to-bv}(1, \text{NXSZ}))) \\
\rightarrow & \text{ (big-machine (mar1,} \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \text{dtack}, \\
& \quad \mathbf{f}, \\
& \quad \text{no-store}, \\
& \quad \text{data-out}, \\
& \quad \text{reg-file}, \\
& \quad \text{addr-out}, \\
& \quad \text{c-flag}, \\
& \quad \text{v-flag}, \\
& \quad \text{z-flag}, \\
& \quad \text{n-flag}, \\
& \quad \text{a-reg}, \\
& \quad \text{b-reg}, \\
& \quad \text{i-reg}, \\
& \quad \text{visual-mem}, \\
& \quad \text{real-mem}, \\
& \quad \text{memory-watch-dog-history}, \\
& \quad \text{list (list (}\mathbf{f}, \mathbf{f}\text{)))} \\
= & \text{ list (nat-to-bv (2, NXSZ),} \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \text{no-store}, \\
& \quad \text{data-out}, \\
& \quad \text{update-nth (t, 0, reg-file, v-nat-inc (nth (0, reg-file))),} \\
& \quad \text{nth (0, reg-file),} \\
& \quad \text{c-flag}, \\
& \quad \text{v-flag}, \\
& \quad \text{z-flag}, \\
& \quad \text{n-flag}, \\
& \quad \text{a-reg},
\end{aligned}$$

```

b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

EVENT: Disable state-1-to-2.

THEOREM: state-2-to-3-init
 $(mar2 = \text{nat-to-bv}(2, \text{NXSZ}))$
 $\rightarrow (\text{big-machine}(mar2,$

- $\quad \mathbf{f},$
- $\quad \mathbf{f},$
- $\quad \mathbf{f},$
- $\quad \mathbf{f},$
- $\quad no-store,$
- $\quad data-out,$
- $\quad reg-file,$
- $\quad addr-out,$
- $\quad c-flag,$
- $\quad v-flag,$
- $\quad z-flag,$
- $\quad n-flag,$
- $\quad a-reg,$
- $\quad b-reg,$
- $\quad i-reg,$
- $\quad visual-mem,$
- $\quad real-mem,$
- $\quad watch-dog-history,$
- $\quad \text{list}(\text{list}(\mathbf{f}, \mathbf{f})))$

$= \text{list}(\text{nat-to-bv}(2, \text{NXSZ}),$

- $\quad \mathbf{t},$
- $\quad \mathbf{f},$
- $\quad \mathbf{f},$
- $\quad \mathbf{f},$
- $\quad no-store,$
- $\quad data-out,$
- $\quad reg-file,$
- $\quad addr-out,$
- $\quad c-flag,$
- $\quad v-flag,$
- $\quad z-flag,$
- $\quad n-flag,$
- $\quad a-reg,$

```

b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

DEFINITION:

```

list-of-n-plus-1-dtack-reset-off (count)
= if count  $\simeq$  0 then list (list (f, f))
  else cons (list (f, f), list-of-n-plus-1-dtack-reset-off (count - 1)) endif

```

THEOREM: state-2-to-2-wait-help

```

(mar2 = nat-to-bv (2, NXSZ))
→ (big-machine (mar2,
  t,
  f,
  f,
  f,
  no-store,
  data-out,
  reg-file,
  addr-out,
  c-flag,
  v-flag,
  z-flag,
  n-flag,
  a-reg,
  b-reg,
  i-reg,
  visual-mem,
  real-mem,
  watch-dog-history,
  cons (list (f, f), oracle)))
= big-machine (mar2,
  t,
  f,
  f,
  f,
  no-store,
  data-out,
  reg-file,
  addr-out,
  c-flag,
  v-flag,
  )

```

```

 $z\text{-}flag,$ 
 $n\text{-}flag,$ 
 $a\text{-}reg,$ 
 $b\text{-}reg,$ 
 $i\text{-}reg,$ 
 $\text{trunc}(\text{DEFAULT-VISUAL-MEM-VALUE}, \text{MACHINE-SIZE}),$ 
 $real\text{-}mem,$ 
 $\text{watch-dog}(\mathbf{t}, \mathbf{f}, \mathbf{f}, data\text{-}out, addr\text{-}out),$ 
 $oracle))$ 

```

DEFINITION:

```

state-2-to-2-induction ( $dtack$ ,
                         $data\text{-}out$ ,
                         $addr\text{-}out$ ,
                         $visual\text{-}mem$ ,
                         $watch\text{-}dog\text{-}history$ ,
                         $n$ )
= if  $n \simeq 0$  then  $\mathbf{t}$ 
   else state-2-to-2-induction ( $\mathbf{f}$ ,
                                 $data\text{-}out$ ,
                                 $addr\text{-}out$ ,
                                 $\text{trunc}(\text{DEFAULT-VISUAL-MEM-VALUE},$ 
                                 $\text{MACHINE-SIZE}),$ 
                                 $\text{watch-dog}(\mathbf{t}, \mathbf{f}, \mathbf{f}, data\text{-}out, addr\text{-}out),$ 
                                 $n - 1$ ) endif

```

THEOREM: state-2-to-3-wait

```

( $mar2 = \text{nat-to-bv}(2, NXSZ)$ )
 $\rightarrow$  (big-machine ( $mar2$ ,
                     $\mathbf{t}$ ,
                     $\mathbf{f}$ ,
                     $\mathbf{f}$ ,
                     $\mathbf{f}$ ,
                     $no\text{-}store$ ,
                     $data\text{-}out$ ,
                     $reg\text{-}file$ ,
                     $addr\text{-}out$ ,
                     $c\text{-}flag$ ,
                     $v\text{-}flag$ ,
                     $z\text{-}flag$ ,
                     $n\text{-}flag$ ,
                     $a\text{-}reg$ ,
                     $b\text{-}reg$ ,
                     $i\text{-}reg$ ,

```

```

visual-mem,
real-mem,
watch-dog-history,
list-of-n-plus-1-dtack-reset-off (n))
= list (nat-to-bv (2, NXSZ),
        t,
        f,
        f,
        f,
        no-store,
        data-out,
        reg-file,
        addr-out,
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        a-reg,
        b-reg,
        i-reg,
        trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
        real-mem,
        watch-dog (t, f, f, data-out, addr-out)))

```

EVENT: Disable state-2-to-3-wait.

THEOREM: upper-bound-bridge
 $(n = \exp(2, \text{size}(a))) \rightarrow (\text{bv-to-nat}(a) < n)$

THEOREM: state-2-to-3-step3
 $(\text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE}))$
 $\wedge \text{sizep}(\text{addr-out}, \text{MACHINE-SIZE})$
 $\wedge (\text{mar2} = \text{nat-to-bv}(2, \text{NXSZ}))$
 $\wedge (\text{visual-mem} = \text{v-nth}(\text{addr-out}, \text{real-mem})))$
 $\rightarrow (\text{big-machine}(\text{mar2},$
 t,
 f,
 f,
 f,
 no-store,
 data-out,
 reg-file,
 addr-out,
 c-flag,

```

    v-flag,
    z-flag,
    n-flag,
    a-reg,
    b-reg,
    i-reg,
    visual-mem,
    real-mem,
    watch-dog (t, f, f, data-out, addr-out),
    list (list (t, f), list (t, f)))
=  list (nat-to-bv (3, NXSZ),
        t,
        f,
        t,
        f,
        no-store,
        data-out,
        reg-file,
        addr-out,
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        a-reg,
        b-reg,
        i-reg,
        v-nth (addr-out, real-mem),
        real-mem,
        watch-dog (t, f, t, data-out, addr-out)))

```

EVENT: Disable state-2-to-3-step3.

THEOREM: state-3-to-4

```

(ramp (real-mem, MACHINE-SIZE, exp (2, MACHINE-SIZE))
 $\wedge$  sizep (addr-out, MACHINE-SIZE)
 $\wedge$  (mar3 = nat-to-bv (3, NXSZ))
 $\wedge$  (visual-mem = v-nth (addr-out, real-mem)))
 $\rightarrow$  (big-machine (mar3,
        t,
        f,
        t,
        f,
        no-store,
        data-out,

```

```

reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog (t, f, t, data-out, addr-out),
list (list (t, f))
= list (nat-to-bv (4, NXSZ),
        f,
        f,
        t,
        f,
        no-store,
        data-out,
        reg-file,
        addr-out,
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        a-reg,
        b-reg,
        v-nth (addr-out, real-mem),
        v-nth (addr-out, real-mem),
        real-mem,
        watch-dog (t, f, t, data-out, addr-out)))

```

EVENT: Disable state-3-to-4.

```

; This proof is required because it is impossible to keep "APPEND"
; from opening up on constants. The opening does not allow
; "BIG-MACHINE-APPEND" to apply because the 'append' will have
; disappeared before it get a chance to apply.

```

THEOREM: state-2-to-3-step3-to-4
(ramp (*real-mem*, MACHINE-SIZE, exp (2, MACHINE-SIZE))
 \wedge sizep (*addr-out*, MACHINE-SIZE))

$$\begin{aligned}
& \wedge \quad (\text{mar2} = \text{nat-to-bv}(2, \text{NXSZ})) \\
\rightarrow & \quad (\text{big-machine}(\text{mar2}, \\
& \quad \text{t}, \\
& \quad \text{f}, \\
& \quad \text{f}, \\
& \quad \text{f}, \\
& \quad \text{no-store}, \\
& \quad \text{data-out}, \\
& \quad \text{reg-file}, \\
& \quad \text{addr-out}, \\
& \quad \text{c-flag}, \\
& \quad \text{v-flag}, \\
& \quad \text{z-flag}, \\
& \quad \text{n-flag}, \\
& \quad \text{a-reg}, \\
& \quad \text{b-reg}, \\
& \quad \text{i-reg}, \\
& \quad \text{visual-mem}, \\
& \quad \text{real-mem}, \\
& \quad \text{watch-dog}(\text{t}, \text{f}, \text{f}, \text{data-out}, \text{addr-out}), \\
& \quad \text{list}(\text{list}(\text{t}, \text{f}), \text{list}(\text{t}, \text{f}), \text{list}(\text{t}, \text{f}))) \\
= & \quad \text{list}(\text{nat-to-bv}(4, \text{NXSZ}), \\
& \quad \text{f}, \\
& \quad \text{f}, \\
& \quad \text{t}, \\
& \quad \text{f}, \\
& \quad \text{no-store}, \\
& \quad \text{data-out}, \\
& \quad \text{reg-file}, \\
& \quad \text{addr-out}, \\
& \quad \text{c-flag}, \\
& \quad \text{v-flag}, \\
& \quad \text{z-flag}, \\
& \quad \text{n-flag}, \\
& \quad \text{a-reg}, \\
& \quad \text{b-reg}, \\
& \quad \text{v-nth}(\text{addr-out}, \text{real-mem}), \\
& \quad \text{v-nth}(\text{addr-out}, \text{real-mem}), \\
& \quad \text{real-mem}, \\
& \quad \text{watch-dog}(\text{t}, \text{f}, \text{t}, \text{data-out}, \text{addr-out})))
\end{aligned}$$

EVENT: Disable state-2-to-3-step3-to-4.

DEFINITION:

```

fetch-ir-oracle ( $n$ )
= append (list (list ( $\mathbf{f}$ ,  $\mathbf{f}$ )),
           append (list (list ( $\mathbf{f}$ ,  $\mathbf{f}$ )),
                   append (list-of-n-plus-1-dtack-reset-off ( $n$ ),
                           list (list ( $\mathbf{t}$ ,  $\mathbf{f}$ ), list ( $\mathbf{t}$ ,  $\mathbf{f}$ ), list ( $\mathbf{t}$ ,  $\mathbf{f}$ ))))
```

THEOREM: state-1-to-4

```

(ramp (reg-file, MACHINE-SIZE, 8)
 $\wedge$  sizep (addr-out, MACHINE-SIZE)
 $\wedge$  ramp (real-mem, MACHINE-SIZE, exp (2, MACHINE-SIZE))
 $\wedge$  (mar1 = nat-to-bv (1, NXSZ)))
 $\rightarrow$  (big-machine (mar1,
                     $\mathbf{f}$ ,
                     $\mathbf{f}$ ,
                     $\mathbf{f}$ ,
                     $\mathbf{f}$ ,
                    no-store,
                    data-out,
                    reg-file,
                    addr-out,
                    c-flag,
                    v-flag,
                    z-flag,
                    n-flag,
                    a-reg,
                    b-reg,
                    i-reg,
                    visual-mem,
                    real-mem,
                    memory-watch-dog-history,
                    fetch-ir-oracle ( $n$ ))
= list (nat-to-bv (4, NXSZ),
         $\mathbf{f}$ ,
         $\mathbf{f}$ ,
         $\mathbf{t}$ ,
         $\mathbf{f}$ ,
        no-store,
        data-out,
        update-nth ( $\mathbf{t}$ , 0, reg-file, v-nat-inc (nth (0, reg-file))),
        nth (0, reg-file),
        c-flag,
        v-flag,
        z-flag,
        n-flag,
```

```

    a-reg,
    b-reg,
    v-nth (nth (0, reg-file), real-mem),
    v-nth (nth (0, reg-file), real-mem),
    real-mem,
    watch-dog (t, f, t, data-out, nth (0, reg-file))))

```

EVENT: Disable state-1-to-4.

```

;;;;;;;;;;;;
;;
;;      Some size lemmas
;;
;;;;;;;;;;

```

THEOREM: size-bv-reg-select
 $\text{size}(\text{bv-reg-select}(i\text{-reg}, \text{mar}, \text{reset})) = 3$

THEOREM: size-bv-oprd-a
 $\text{size}(\text{bv-oprd-a}(i\text{-reg})) = 3$

THEOREM: size-bv-oprd-b
 $\text{size}(\text{bv-oprd-b}(i\text{-reg})) = 3$

```

;;;;;;;;;;;;
;;
;;      Fetch operand A, doing pre-decrement if necessary
;;
;;;;;;;;;;

```

DEFINITION:
 $\text{fetch-oprd-a-reg-file}(i\text{-reg}, \text{reg-file})$
 $= \text{update-v-nth}(\text{b-indirect-reg-a-dec}(i\text{-reg}),$
 $\text{bv-oprd-a}(i\text{-reg}),$
 $\text{reg-file},$
 $\text{v-nat-dec}(\text{v-nth}(\text{bv-oprd-a}(i\text{-reg}), \text{reg-file})))$

THEOREM: every-member-sizep-update-nth
 $((\text{size}(x) = \text{width}) \wedge \text{every-member-sizep}(\text{lst}, \text{width}))$
 $\rightarrow \text{every-member-sizep}(\text{update-nth}(\text{bool}, n, \text{lst}, x), \text{width})$

; Both of the following two lemmas are needed, as we sometimes have RAMP enabled.

THEOREM: ramp-fetch-oprd-a-reg-file

$$\begin{aligned} & ((m = \text{MACHINE-SIZE}) \wedge \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)) \\ \rightarrow & \quad ((\text{length}(\text{fetch-oprd-a-reg-file}(i\text{-reg}, \text{reg-file})) = 8) \\ & \quad \wedge \text{every-member-sizep}(\text{fetch-oprd-a-reg-file}(i\text{-reg}, \text{reg-file}), m)) \end{aligned}$$

THEOREM: ramp-fetch-oprd-a-reg-file-2

$$\begin{aligned} & ((m = \text{MACHINE-SIZE}) \wedge \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)) \\ \rightarrow & \quad \text{ramp}(\text{fetch-oprd-a-reg-file}(i\text{-reg}, \text{reg-file}), m, 8) \end{aligned}$$

DEFINITION:

$$\begin{aligned} & \text{fetch-oprd-a-addr-out}(i\text{-reg}, \text{reg-file}) \\ = & \quad \text{if } \text{b-indirect-reg-a-dec}(i\text{-reg}) \\ & \quad \text{then } \text{v-nat-dec}(\text{v-nth}(\text{bv-oprd-a}(i\text{-reg}), \text{reg-file})) \\ & \quad \text{else } \text{v-nth}(\text{bv-oprd-a}(i\text{-reg}), \text{reg-file}) \text{ endif} \end{aligned}$$

THEOREM: sizep-fetch-oprd-a-addr-out

$$\begin{aligned} & ((m = \text{MACHINE-SIZE}) \wedge \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)) \\ \rightarrow & \quad (\text{size}(\text{fetch-oprd-a-addr-out}(i\text{-reg}, \text{reg-file})) = m) \end{aligned}$$

THEOREM: state-4-to-5

$$\begin{aligned} & (\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \wedge (\text{mar4} = \text{nat-to-bv}(4, \text{NXSZ}))) \\ \rightarrow & \quad (\text{big-machine}(\text{mar4}, \\ & \quad \text{f}, \\ & \quad \text{f}, \\ & \quad \text{t}, \\ & \quad \text{f}, \\ & \quad \text{no-store}, \\ & \quad \text{data-out}, \\ & \quad \text{reg-file}, \\ & \quad \text{addr-out}, \\ & \quad \text{c-flag}, \\ & \quad \text{v-flag}, \\ & \quad \text{z-flag}, \\ & \quad \text{n-flag}, \\ & \quad \text{a-reg}, \\ & \quad \text{b-reg}, \\ & \quad \text{i-reg}, \\ & \quad \text{visual-mem}, \\ & \quad \text{real-mem}, \\ & \quad \text{watch-dog}, \\ & \quad \text{list}(\text{list}(\text{f}, \text{f}))) \\ = & \quad \text{list}(\text{nat-to-bv}(5, \text{NXSZ}), \end{aligned}$$

```

f,
f,
f,
f,
no-store,
data-out,
fetch-oprd-a-reg-file (i-reg, reg-file),
fetch-oprd-a-addr-out (i-reg, reg-file),
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

EVENT: Disable state-4-to-5.

```

; The next two prove-lemmas are of type nil -- we never use them as
; rewrite rules. Ideally we would like to append together the two clocks
; for state-5-to-6-reg and state-6-to-7-reg. But the two clocks are both
; constant so the append computes and big-machine-append will not apply.
; So we will actually prove state-4-to-5-to-6-to-7-reg as one rewrite rule.
; But for the sake of exposition, we prove individual lemmas about each
; state transition.

```

THEOREM: state-5-to-6-reg

```

(ramp (reg-file, MACHINE-SIZE, 8)
  ∧ (mar5 = nat-to-bv (5, NXSZ))
  ∧ b-direct-reg-a (i-reg)
  → (big-machine (mar5,
    f,
    f,
    dt-any,
    f,
    no-store,
    data-out,
    reg-file,
    addr-out,
    c-flag,

```

```

v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog-history,
list (list (f, f))

= list (nat-to-bv (6, NXSZ),
      f,
      f,
      f,
      f,
      no-store,
      data-out,
      reg-file,
      addr-out,
      c-flag,
      v-flag,
      z-flag,
      n-flag,
      a-reg,
      b-reg,
      i-reg,
      trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
      real-mem,
      watch-dog (f, f, f, data-out, addr-out)))

```

THEOREM: state-6-to-7-reg

```

(ramp (reg-file, MACHINE-SIZE, 8)
 $\wedge$  (mar6 = nat-to-bv (6, NXSZ))
 $\wedge$  b-direct-reg-a (i-reg)
 $\rightarrow$  (big-machine (mar6,
      f,
      f,
      f,
      f,
      no-store,
      data-out,
      reg-file,
      addr-out,
      c-flag,

```

```

v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog-history,
list (list (f, f))

= list (nat-to-bv (7, NXSZ),
      f,
      f,
      f,
      f,
      no-store,
      data-out,
      reg-file,
      addr-out,
      c-flag,
      v-flag,
      z-flag,
      n-flag,
      v-nth (bv-oprd-a (i-reg), reg-file),
      b-reg,
      i-reg,
      trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
      real-mem,
      watch-dog (f, f, f, data-out, addr-out)))

```

THEOREM: state-5-to-6-mem-init
 $((mar5 = \text{nat-to-bv}(5, NXSZ)) \wedge (\neg \text{b-direct-reg-a}(i-reg)))$
 $\rightarrow (\text{big-machine}(mar5,$

```

      f,
      f,
      f,
      f,
      no-store,
      data-out,
      reg-file,
      addr-out,
      c-flag,
      v-flag,
      z-flag,

```

```

n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
memory-watch-dog-history,
list (list (f, f))

= list (nat-to-bv (5, NXSZ),
        t,
        f,
        f,
        f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

EVENT: Disable state-5-to-6-mem-init.

THEOREM: state-5-to-6-mem-help

$$((mar5 = \text{nat-to-bv}(5, \text{NXSZ})) \wedge (\neg \text{b-direct-reg-a}(i\text{-reg}))) \\ \rightarrow (\text{big-machine}(mar5,$$

```

        t,
        f,
        f,
        f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,

```

```

n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog-history,
cons (list (f, f), oracle))
= big-machine (mar5,
              t,
              f,
              f,
              f,
              no-store,
              data-out,
              reg-file,
              addr-out,
              c-flag,
              v-flag,
              z-flag,
              n-flag,
              a-reg,
              b-reg,
              i-reg,
              trunc (DEFAULT-VISUAL-MEM-VALUE, MACHINE-SIZE),
              real-mem,
              watch-dog (t, f, f, data-out, addr-out),
              oracle))

```

EVENT: Disable state-5-to-6-mem-help.

THEOREM: state-5-to-6-mem-wait
 $((mar5 = \text{nat-to-bv} (5, NXSZ)) \wedge (\neg \text{b-direct-reg-a} (i-reg)))$
 $\rightarrow (\text{big-machine} (mar5,$
 $\quad \quad \quad \text{t},$
 $\quad \quad \quad \text{f},$
 $\quad \quad \quad \text{f},$
 $\quad \quad \quad \text{f},$
 $\quad \quad \quad \text{no-store},$
 $\quad \quad \quad \text{data-out},$
 $\quad \quad \quad \text{reg-file},$
 $\quad \quad \quad \text{addr-out},$
 $\quad \quad \quad \text{c-flag},$
 $\quad \quad \quad \text{v-flag},$

```


$$\begin{aligned}
& z\text{-}flag, \\
& n\text{-}flag, \\
& a\text{-}reg, \\
& b\text{-}reg, \\
& i\text{-}reg, \\
& \text{visual-mem}, \\
& \text{real-mem}, \\
& \text{watch-dog-history}, \\
& \text{list-of-n-plus-1-dtack-reset-off}(n)) \\
= & \text{list}(\text{nat-to-bv}(5, \text{NXSZ}), \\
& \quad \mathbf{t}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad no\text{-}store, \\
& \quad data\text{-}out, \\
& \quad reg\text{-}file, \\
& \quad addr\text{-}out, \\
& \quad c\text{-}flag, \\
& \quad v\text{-}flag, \\
& \quad z\text{-}flag, \\
& \quad n\text{-}flag, \\
& \quad a\text{-}reg, \\
& \quad b\text{-}reg, \\
& \quad i\text{-}reg, \\
& \quad \text{trunc}(\text{DEFAULT-VISUAL-MEM-VALUE}, 16), \\
& \quad real\text{-}mem, \\
& \quad \text{watch-dog}(\mathbf{t}, \mathbf{f}, \mathbf{f}, data\text{-}out, addr\text{-}out)))
\end{aligned}$$


```

EVENT: Disable state-5-to-6-mem-wait.

```

; The next two lemmas we never use as rewrite rules, for the same reasons
; explained above.

```

THEOREM: state-5-to-6-mem-dtack

```

((mar5 = nat-to-bv(5, NXSZ))
  $\wedge$  ramp(reg-file, MACHINE-SIZE, 8)
  $\wedge$  sizep(addr-out, MACHINE-SIZE)
  $\wedge$  ( $\neg$  b-direct-reg-a(i-reg)))
  $\rightarrow$  (big-machine(mar5,
  $\quad$  t,
  $\quad$  f,
  $\quad$  f,

```

```

f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog (t, f, f, data-out, addr-out),
list (list (t, f), list (t, f)))
=  list (nat-to-bv (6, NXSZ),
        t,
        f,
        t,
        f,
        no-store,
        data-out,
        reg-file,
        addr-out,
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        a-reg,
        b-reg,
        i-reg,
        trunc (v-nth (addr-out, real-mem), MACHINE-SIZE),
        real-mem,
        watch-dog (t, f, t, data-out, addr-out)))

```

THEOREM: state-6-to-7-mem

```

((mar6 = nat-to-bv (6, NXSZ))
 ∧  ramp (reg-file, MACHINE-SIZE, 8)
 ∧  sizep (visual-mem, MACHINE-SIZE)
 ∧  sizep (addr-out, MACHINE-SIZE)
 ∧  (¬ b-direct-reg-a (i-reg)))
→  (big-machine (mar6,
        t,

```

```

f,
t,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog (t, f, t, data-out, addr-out),
list (list (t, f)))
= list (nat-to-bv (7, NXSZ),
f,
f,
t,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
visual-mem,
b-reg,
i-reg,
trunc (v-nth (addr-out, real-mem), MACHINE-SIZE),
real-mem,
watch-dog (t, f, t, data-out, addr-out)))

```

; We now piece together states 4, 5, 6, and 7 for the reg case:

THEOREM: state-4-to-5-to-6-to-7-reg
(ramp (reg-file, MACHINE-SIZE, 8)
 \wedge (mar4 = nat-to-bv (4, NXSZ)))

$$\begin{aligned}
& \wedge \text{ b-direct-reg-a } (i\text{-reg}) \\
\rightarrow & \text{ (big-machine } (mar4, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{t}, \\
& \quad \mathbf{f}, \\
& \quad no-store, \\
& \quad data-out, \\
& \quad reg-file, \\
& \quad addr-out, \\
& \quad c-flag, \\
& \quad v-flag, \\
& \quad z-flag, \\
& \quad n-flag, \\
& \quad a-reg, \\
& \quad b-reg, \\
& \quad i-reg, \\
& \quad visual-mem, \\
& \quad real-mem, \\
& \quad watch-dog, \\
& \quad \text{list (list } (\mathbf{f}, \mathbf{f}), \text{ list } (\mathbf{f}, \mathbf{f}), \text{ list } (\mathbf{f}, \mathbf{f})) \\
= & \text{ list (nat-to-bv } (7, \text{ NXSZ}), \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad no-store, \\
& \quad data-out, \\
& \quad \text{fetch-oprd-a-reg-file } (i\text{-reg}, reg-file), \\
& \quad \text{fetch-oprd-a-addr-out } (i\text{-reg}, reg-file), \\
& \quad c-flag, \\
& \quad v-flag, \\
& \quad z-flag, \\
& \quad n-flag, \\
& \quad v\text{-nth } (\text{bv-oprd-a } (i\text{-reg}), \\
& \quad \quad \quad \text{fetch-oprd-a-reg-file } (i\text{-reg}, reg-file)), \\
& \quad b-reg, \\
& \quad i-reg, \\
& \quad \text{trunc } (\text{DEFAULT-VISUAL-MEM-VALUE}, 16), \\
& \quad real-mem, \\
& \quad \text{watch-dog } (\mathbf{f}, \\
& \quad \quad \mathbf{f}, \\
& \quad \quad \mathbf{f}, \\
& \quad \quad data-out,
\end{aligned}$$

fetch-oprd-a-addr-out (*i-reg*, *reg-file*)))

EVENT: Disable state-4-to-5-to-6-to-7-reg.

; and now we do the same thing for 5, 6, and 7 in the mem case:

THEOREM: state-5-to-6-to-7-mem-dtack

$$\begin{aligned} & ((mar5 = \text{nat-to-bv}(5, NXSZ)) \\ & \wedge \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \\ & \wedge \text{sizep}(\text{addr-out}, \text{MACHINE-SIZE}) \\ & \wedge (\neg \text{b-direct-reg-a}(\text{i-reg}))) \\ \rightarrow & (\text{big-machine}(mar5, \\ & \quad t, \\ & \quad f, \\ & \quad f, \\ & \quad f, \\ & \quad no-store, \\ & \quad data-out, \\ & \quad reg-file, \\ & \quad addr-out, \\ & \quad c-flag, \\ & \quad v-flag, \\ & \quad z-flag, \\ & \quad n-flag, \\ & \quad a-reg, \\ & \quad b-reg, \\ & \quad i-reg, \\ & \quad visual-mem, \\ & \quad real-mem, \\ & \quad \text{watch-dog}(t, f, f, data-out, addr-out), \\ & \quad \text{list}(\text{list}(t, f), \text{list}(t, f), \text{list}(t, f))) \\ = & \text{list}(\text{nat-to-bv}(7, NXSZ), \\ & \quad f, \\ & \quad f, \\ & \quad t, \\ & \quad f, \\ & \quad no-store, \\ & \quad data-out, \\ & \quad reg-file, \\ & \quad addr-out, \\ & \quad c-flag, \\ & \quad v-flag, \\ & \quad z-flag, \end{aligned}$$

```

n-flag,
trunc(v-nth(addr-out, real-mem), MACHINE-SIZE),
b-reg,
i-reg,
trunc(v-nth(addr-out, real-mem), MACHINE-SIZE),
real-mem,
watch-dog(t, f, t, data-out, addr-out)))

```

EVENT: Disable state-5-to-6-to-7-mem-dtack.

```

; Finally, we do the entire transition from state 4 to state 7. We first
; define the oracle necessary to drive the machine through the sequence.

```

DEFINITION:

```

fetch-oprd-a-oracle(i-reg, n)
= if b-direct-reg-a(i-reg) then list(list(f, f), list(f, f), list(f, f))
   else append(list(list(f, f)),
              append(list(list(f, f)),
                     append(list-of-n-plus-1-dtack-reset-off(n),
                           list(list(t, f), list(t, f), list(t, f)))) endif

```

THEOREM: every-member-sizep-update-nth-machine-size
 $((\text{size}(x) = 16) \wedge \text{every-member-sizep}(\text{lst}, 16))$
 $\rightarrow \text{every-member-sizep}(\text{update-nth}(\text{bool}, n, \text{lst}, x), 16)$

EVENT: Disable every-member-sizep-update-nth.

THEOREM: state-4-to-7

```

(ramp(reg-file, MACHINE-SIZE, 8)
   $\wedge$  sizep(addr-out, MACHINE-SIZE)
   $\wedge$  ramp(real-mem, MACHINE-SIZE, exp(2, MACHINE-SIZE))
   $\wedge$  (mar4 = nat-to-bv(4, NXSZ)))
 $\rightarrow$  (big-machine(mar4,
                    f,
                    f,
                    t,
                    f,
                    no-store,
                    data-out,
                    reg-file,
                    addr-out,
                    c-flag,
                    v-flag,

```

```

z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog,
fetch-oprd-a-oracle (i-reg, n))
= list (nat-to-bv (7, NXSZ),
        f,
        f,
         $\neg$  b-direct-reg-a (i-reg),
        f,
        no-store,
        data-out,
        fetch-oprd-a-reg-file (i-reg, reg-file),
        fetch-oprd-a-addr-out (i-reg, reg-file),
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        if b-direct-reg-a (i-reg)
        then v-nth (bv-oprd-a (i-reg),
                     fetch-oprd-a-reg-file (i-reg, reg-file))
        else v-nth (fetch-oprd-a-addr-out (i-reg, reg-file),
                     real-mem) endif,
        b-reg,
        i-reg,
        if b-direct-reg-a (i-reg)
        then trunc (DEFAULT-VISUAL-MEM-VALUE, 16)
        else v-nth (fetch-oprd-a-addr-out (i-reg, reg-file),
                     real-mem) endif,
        real-mem,
        watch-dog ( $\neg$  b-direct-reg-a (i-reg),
                    f,
                     $\neg$  b-direct-reg-a (i-reg),
                    data-out,
                    fetch-oprd-a-addr-out (i-reg, reg-file)))

```

EVENT: Disable state-4-to-7.

```
;;;;;;;;;;;;;;;;;;;;
;;
```

```

;;           Fetch operand B, doing pre-decrement if necessary      ;;
;;           ;;
;;           ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

DEFINITION:

$\text{fetch-oprd-b-reg-file}(i\text{-reg}, \text{reg-file})$
 $= \text{update-v-nth}(\text{b-indirect-reg-b-dec}(i\text{-reg}),$
 $\quad \text{bv-oprd-b}(i\text{-reg}),$
 $\quad \text{reg-file},$
 $\quad \text{v-nat-dec}(\text{v-nth}(\text{bv-oprd-b}(i\text{-reg}), \text{reg-file})))$

; Both of the following lemmas are needed, as RAMP is enabled sometimes

THEOREM: ramp-fetch-oprd-b-reg-file

$((m = \text{MACHINE-SIZE}) \wedge \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8))$
 $\rightarrow ((\text{length}(\text{fetch-oprd-b-reg-file}(i\text{-reg}, \text{reg-file}))) = 8)$
 $\quad \wedge \text{every-member-sizep}(\text{fetch-oprd-b-reg-file}(i\text{-reg}, \text{reg-file}), m))$

THEOREM: ramp-fetch-oprd-b-reg-file-2

$((m = \text{MACHINE-SIZE}) \wedge \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8))$
 $\rightarrow \text{ramp}(\text{fetch-oprd-b-reg-file}(i\text{-reg}, \text{reg-file}), m, 8)$

DEFINITION:

$\text{fetch-oprd-b-addr-out}(i\text{-reg}, \text{reg-file})$
 $= \text{if b-indirect-reg-b-dec}(i\text{-reg})$
 $\quad \text{then v-nat-dec}(\text{v-nth}(\text{bv-oprd-b}(i\text{-reg}), \text{reg-file}))$
 $\quad \text{else v-nth}(\text{bv-oprd-b}(i\text{-reg}), \text{reg-file}) \text{endif}$

THEOREM: sizep-fetch-oprd-b-addr-out

$((m = \text{MACHINE-SIZE}) \wedge \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8))$
 $\rightarrow (\text{size}(\text{fetch-oprd-b-addr-out}(i\text{-reg}, \text{reg-file}))) = m)$

THEOREM: state-7-to-8

$(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \wedge (\text{mar7} = \text{nat-to-bv}(7, \text{NXSZ})))$
 $\rightarrow (\text{big-machine}(\text{mar7},$
 $\quad \text{f},$
 $\quad \text{f},$
 $\quad \text{dtack},$
 $\quad \text{f},$
 $\quad \text{no-store},$
 $\quad \text{data-out},$

```

reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog,
list (list (f, f))
= list (nat-to-bv (8, NXSZ),
f,
f,
f,
f,
no-store,
data-out,
fetch-oprd-b-reg-file (i-reg, reg-file),
fetch-oprd-b-addr-out (i-reg, reg-file),
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

EVENT: Disable state-7-to-8.

; The next two lemmas are never used as rewrite rules.

THEOREM: state-8-to-9-reg
(ramp (*reg-file*, MACHINE-SIZE, 8)
 \wedge (*mar8* = nat-to-bv (8, NXSZ))
 \wedge b-direct-reg-b (*i-reg*))
 \rightarrow (big-machine (*mar8*,
f,

```

f,
dt-any,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog-history,
list (list (f, f))
=  list (nat-to-bv (9, NXSZ),
f,
f,
f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

THEOREM: state-9-to-10-reg

$$\begin{aligned} & (\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \\ & \wedge (\text{mar9} = \text{nat-to-bv}(9, \text{NXSZ})) \\ & \wedge \text{b-direct-reg-b}(i\text{-reg})) \\ \rightarrow & (\text{big-machine}(\text{mar9}, \end{aligned}$$

```

f,
f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog-history,
list (list (f, f))
=  list (nat-to-bv (10, NXSZ),
f,
f,
f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
v-nth (bv-oprd-b (i-reg), reg-file),
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

THEOREM: state-8-to-9-mem-init
 $((mar8 = \text{nat-to-bv}(8, NXSZ)) \wedge (\neg \text{b-direct-reg-b}(i-reg)))$
 $\rightarrow (\text{big-machine}(mar8,$
 $f,$
 $f,$
 $f,$

```

f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
memory-watch-dog-history,
list (list (f, f)))
=  list (nat-to-bv (8, NXSZ),
t,
f,
f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

EVENT: Disable state-8-to-9-mem-init.

THEOREM: state-8-to-9-mem-help
 $((mar8 = \text{nat-to-bv} (8, NXSZ)) \wedge (\neg \text{b-direct-reg-b} (i-reg)))$
 $\rightarrow (\text{big-machine} (mar8,$
 $t,$
 $f,$
 $f,$

```

f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog-history,
cons (list (f, f), oracle))
= big-machine (mar8,
t,
f,
f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, MACHINE-SIZE),
real-mem,
watch-dog (t, f, f, data-out, addr-out),
oracle))

```

EVENT: Disable state-8-to-9-mem-help.

THEOREM: state-8-to-9-mem-wait
 $((mar8 = \text{nat-to-bv} (8, NXSZ)) \wedge (\neg \text{b-direct-reg-b} (i-reg)))$
 $\rightarrow \text{big-machine} (mar8,$
 $t,$
 $f,$

```

f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog-history,
list-of-n-plus-1-dtack-reset-off(n))
=  list (nat-to-bv (8, NXSZ),
        t,
        f,
        f,
        f,
        no-store,
        data-out,
        reg-file,
        addr-out,
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        a-reg,
        b-reg,
        i-reg,
        trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
        real-mem,
        watch-dog (t, f, f, data-out, addr-out)))

```

EVENT: Disable state-8-to-9-mem-wait.

; the next two are never used as rewrites.

THEOREM: state-8-to-9-mem-dtack
 $((mar8 = \text{nat-to-bv} (8, NXSZ)))$

\wedge ramp (*reg-file*, MACHINE-SIZE, 8)
 \wedge sizep (*addr-out*, MACHINE-SIZE)
 \wedge (\neg b-direct-reg-b (*i-reg*)))
 \rightarrow (big-machine (*mar8*,
 t,
 f,
 f,
 f,
 no-store,
 data-out,
 reg-file,
 addr-out,
 c-flag,
 v-flag,
 z-flag,
 n-flag,
 a-reg,
 b-reg,
 i-reg,
 visual-mem,
 real-mem,
 watch-dog (t, f, f, data-out, addr-out),
 list (list (t, f), list (t, f)))
 $=$ list (nat-to-bv (9, NXSZ),
 t,
 f,
 t,
 f,
 no-store,
 data-out,
 reg-file,
 addr-out,
 c-flag,
 v-flag,
 z-flag,
 n-flag,
 a-reg,
 b-reg,
 i-reg,
 trunc (v-nth (addr-out, real-mem), MACHINE-SIZE),
 real-mem,
 watch-dog (t, f, t, data-out, addr-out)))

THEOREM: state-9-to-10-mem

$$\begin{aligned}
& ((mar9 = \text{nat-to-bv}(9, \text{NBSZ})) \\
& \wedge \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \\
& \wedge \text{sizep}(\text{visual-mem}, \text{MACHINE-SIZE}) \\
& \wedge \text{sizep}(\text{addr-out}, \text{MACHINE-SIZE}) \\
& \wedge (\neg \text{b-direct-reg-b}(i\text{-reg}))) \\
\rightarrow & (\text{big-machine}(mar9, \\
& \quad t, \\
& \quad f, \\
& \quad t, \\
& \quad f, \\
& \quad no\text{-store}, \\
& \quad data\text{-out}, \\
& \quad reg\text{-file}, \\
& \quad addr\text{-out}, \\
& \quad c\text{-flag}, \\
& \quad v\text{-flag}, \\
& \quad z\text{-flag}, \\
& \quad n\text{-flag}, \\
& \quad a\text{-reg}, \\
& \quad b\text{-reg}, \\
& \quad i\text{-reg}, \\
& \quad visual\text{-mem}, \\
& \quad real\text{-mem}, \\
& \quad \text{watch-dog}(t, f, t, data\text{-out}, addr\text{-out}), \\
& \quad \text{list}(\text{list}(t, f))) \\
= & \text{list}(\text{nat-to-bv}(10, \text{NBSZ}), \\
& \quad f, \\
& \quad f, \\
& \quad t, \\
& \quad f, \\
& \quad no\text{-store}, \\
& \quad data\text{-out}, \\
& \quad reg\text{-file}, \\
& \quad addr\text{-out}, \\
& \quad c\text{-flag}, \\
& \quad v\text{-flag}, \\
& \quad z\text{-flag}, \\
& \quad n\text{-flag}, \\
& \quad a\text{-reg}, \\
& \quad visual\text{-mem}, \\
& \quad i\text{-reg}, \\
& \quad \text{trunc}(\text{v-nth}(addr\text{-out}, real\text{-mem}), \text{MACHINE-SIZE}), \\
& \quad real\text{-mem}, \\
& \quad \text{watch-dog}(t, f, t, data\text{-out}, addr\text{-out})))
\end{aligned}$$

; We now piece together states 7, 8, 9, and 10 for the reg case:

THEOREM: state-7-to-8-to-9-to-10-reg
 (ramp (*reg-file*, MACHINE-SIZE, 8)
 \wedge (*mar* γ = nat-to-bv (7, NXSZ))
 \wedge b-direct-reg-b (*i-reg*)
 \rightarrow (big-machine (*mar* γ ,
 f,
 f,
 dtack,
 f,
 no-store,
 data-out,
 reg-file,
 addr-out,
 c-flag,
 v-flag,
 z-flag,
 n-flag,
 a-reg,
 b-reg,
 i-reg,
 visual-mem,
 real-mem,
 watch-dog,
 list (list (*f*, *f*), list (*f*, *f*), list (*f*, *f*)))
 $=$ list (nat-to-bv (10, NXSZ),
 f,
 f,
 f,
 f,
 no-store,
 data-out,
 fetch-oprd-b-reg-file (*i-reg*, *reg-file*),
 fetch-oprd-b-addr-out (*i-reg*, *reg-file*),
 c-flag,
 v-flag,
 z-flag,
 n-flag,
 a-reg,
 v-nth (bv-oprd-b (*i-reg*),
 fetch-oprd-b-reg-file (*i-reg*, *reg-file*)),
 i-reg,

```

trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f,
           f,
           f,
           data-out,
           fetch-oprd-b-addr-out (i-reg, reg-file))))

```

EVENT: Disable state-7-to-8-to-9-to-10-reg.

; and now we do the same thing for 8, 9 and 10 in the mem case.

THEOREM: state-8-to-9-to-10-mem-dtack

```

((mar8 = nat-to-bv (8, NXSZ))
 ∧ ramp (reg-file, MACHINE-SIZE, 8)
 ∧ sizep (addr-out, MACHINE-SIZE)
 ∧ (¬ b-direct-reg-b (i-reg)))
 → (big-machine (mar8,
                  t,
                  f,
                  f,
                  f,
                  no-store,
                  data-out,
                  reg-file,
                  addr-out,
                  c-flag,
                  v-flag,
                  z-flag,
                  n-flag,
                  a-reg,
                  b-reg,
                  i-reg,
                  visual-mem,
                  real-mem,
                  watch-dog (t, f, f, data-out, addr-out),
                  list (list (t, f), list (t, f), list (t, f)))
 = list (nat-to-bv (10, NXSZ),
         f,
         f,
         t,
         f,
         no-store,

```

```

data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
trunc (v-nth (addr-out, real-mem), MACHINE-SIZE),
i-reg,
trunc (v-nth (addr-out, real-mem), MACHINE-SIZE),
real-mem,
watch-dog (t, f, t, data-out, addr-out)))

```

EVENT: Disable state-5-to-6-to-7-mem-dtack.

```

; Finally, we do the entire transition from state 7 to state 10. We first
; define the oracle necessary to drive the machine through the sequence.

```

DEFINITION:

```

fetch-oprd-b-oracle (i-reg, n)
= if b-direct-reg-b (i-reg) then list (list (f, f), list (f, f), list (f, f))
   else append (list (list (f, f)),
                append (list (list (f, f)),
                        append (list-of-n-plus-1-dtack-reset-off (n),
                                list (list (t, f), list (t, f)))) endif

```

THEOREM: state-7-to-10

```

(ramp (reg-file, MACHINE-SIZE, 8)
 $\wedge$  sizep (addr-out, MACHINE-SIZE)
 $\wedge$  ramp (real-mem, MACHINE-SIZE, exp (2, MACHINE-SIZE))
 $\wedge$  (mar7 = nat-to-bv (7, NXSZ)))
 $\rightarrow$  (big-machine (mar7,
                    f,
                    f,
                    dtack,
                    f,
                    no-store,
                    data-out,
                    reg-file,
                    addr-out,
                    c-flag,
                    v-flag,

```

```

z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog,
fetch-oprd-b-oracle (i-reg, n))
= list (nat-to-bv (10, NXSZ),
        f,
        f,
         $\neg$  b-direct-reg-b (i-reg),
        f,
        no-store,
        data-out,
        fetch-oprd-b-reg-file (i-reg, reg-file),
        fetch-oprd-b-addr-out (i-reg, reg-file),
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        a-reg,
        if b-direct-reg-b (i-reg)
        then v-nth (bv-oprd-b (i-reg),
                     fetch-oprd-b-reg-file (i-reg, reg-file))
        else v-nth (fetch-oprd-b-addr-out (i-reg, reg-file),
                     real-mem) endif,
        i-reg,
        if b-direct-reg-b (i-reg)
        then trunc (DEFAULT-VISUAL-MEM-VALUE, 16)
        else v-nth (fetch-oprd-b-addr-out (i-reg, reg-file),
                     real-mem) endif,
        real-mem,
        watch-dog ( $\neg$  b-direct-reg-b (i-reg),
                   f,
                    $\neg$  b-direct-reg-b (i-reg),
                   data-out,
                   fetch-oprd-b-addr-out (i-reg, reg-file)))
;
```

EVENT: Disable state-7-to-10.

```
;;;;;;;;;;;;;;;;;;;;
;;
```

```
;; ALU, results to memory or register ;;
;; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

DEFINITION:

```
alu-c-flag (i-reg, a-reg, b-reg, c-flag)
= if b-cc-set (i-reg)
  then c (bv-alu-cv (a-reg, b-reg, c-flag, bv-alu-op-code (i-reg)))
  else c-flag endif
```

DEFINITION:

```
alu-v-flag (i-reg, a-reg, b-reg, c-flag, v-flag)
= if b-cc-set (i-reg)
  then v (bv-alu-cv (a-reg, b-reg, c-flag, bv-alu-op-code (i-reg)))
  else v-flag endif
```

DEFINITION:

```
alu-z-flag (i-reg, a-reg, b-reg, c-flag, z-flag)
= if b-cc-set (i-reg)
  then b-bv-zerop (bv (bv-alu-cv (a-reg, b-reg, c-flag, bv-alu-op-code (i-reg))))
  else z-flag endif
```

DEFINITION:

```
alu-n-flag (i-reg, a-reg, b-reg, c-flag, n-flag)
= if b-cc-set (i-reg)
  then bitn (bv (bv-alu-cv (a-reg, b-reg, c-flag, bv-alu-op-code (i-reg))),
    MACHINE-SIZE)
  else n-flag endif
```

THEOREM: boole-alu-c-flag

$\text{boole}(c\text{-flag}) \rightarrow \text{boole}(\text{alu-c-flag}(i\text{-reg}, a\text{-reg}, b\text{-reg}, c\text{-flag}))$

THEOREM: boole-alu-v-flag

$\text{boole}(v\text{-flag}) \rightarrow \text{boole}(\text{alu-v-flag}(i\text{-reg}, a\text{-reg}, b\text{-reg}, c\text{-flag}, v\text{-flag}))$

THEOREM: boole-alu-z-flag

$\text{boole}(z\text{-flag}) \rightarrow \text{boole}(\text{alu-z-flag}(i\text{-reg}, a\text{-reg}, b\text{-reg}, c\text{-flag}, z\text{-flag}))$

THEOREM: boole-alu-n-flag

$\text{boole}(n\text{-flag}) \rightarrow \text{boole}(\text{alu-n-flag}(i\text{-reg}, a\text{-reg}, b\text{-reg}, c\text{-flag}, n\text{-flag}))$

THEOREM: state-10-to-11

$((\text{mar10} = \text{nat-to-bv}(10, \text{NXSZ})) \wedge \text{boole}(\text{no-store}))$

```


$$\begin{aligned}
& \wedge \text{boolp}(c\text{-}flag) \\
& \wedge \text{boolp}(v\text{-}flag) \\
& \wedge \text{boolp}(n\text{-}flag) \\
& \wedge \text{boolp}(z\text{-}flag) \\
& \wedge \text{sizep}(data\text{-}out, \text{MACHINE-SIZE}) \\
\rightarrow & (\text{big-machine}(mar10, \\
& \quad f, \\
& \quad f, \\
& \quad dtack, \\
& \quad f, \\
& \quad no\text{-}store, \\
& \quad data\text{-}out, \\
& \quad reg\text{-}file, \\
& \quad addr\text{-}out, \\
& \quad c\text{-}flag, \\
& \quad v\text{-}flag, \\
& \quad z\text{-}flag, \\
& \quad n\text{-}flag, \\
& \quad a\text{-}reg, \\
& \quad b\text{-}reg, \\
& \quad i\text{-}reg, \\
& \quad visual\text{-}mem, \\
& \quad real\text{-}mem, \\
& \quad watch\text{-}dog\text{-}history, \\
& \quad \text{list}(\text{list}(f, f))) \\
= & \text{list}(\text{nat-to-bv}(11, \text{NXSZ}), \\
& \quad f, \\
& \quad f, \\
& \quad f, \\
& \quad f, \\
& \quad \neg \text{b-store-alu-result}(c\text{-}flag, v\text{-}flag, z\text{-}flag, n\text{-}flag, i\text{-}reg), \\
& \quad \text{bv}(\text{bv-alu-cv}(a\text{-}reg, b\text{-}reg, c\text{-}flag, \text{bv-alu-op-code}(i\text{-}reg))), \\
& \quad reg\text{-}file, \\
& \quad addr\text{-}out, \\
& \quad \text{alu-c-flag}(i\text{-}reg, a\text{-}reg, b\text{-}reg, c\text{-}flag), \\
& \quad \text{alu-v-flag}(i\text{-}reg, a\text{-}reg, b\text{-}reg, c\text{-}flag, v\text{-}flag), \\
& \quad \text{alu-z-flag}(i\text{-}reg, a\text{-}reg, b\text{-}reg, c\text{-}flag, z\text{-}flag), \\
& \quad \text{alu-n-flag}(i\text{-}reg, a\text{-}reg, b\text{-}reg, c\text{-}flag, n\text{-}flag), \\
& \quad a\text{-}reg, \\
& \quad b\text{-}reg, \\
& \quad i\text{-}reg, \\
& \quad \text{trunc}(\text{DEFAULT-VISUAL-MEM-VALUE}, 16), \\
& \quad real\text{-}mem, \\
& \quad \text{watch-dog}(f, f, f, data\text{-}out, addr\text{-}out)))
\end{aligned}$$


```

EVENT: Disable state-10-to-11.

EVENT: Disable alu-c-flag.

EVENT: Disable alu-v-flag.

EVENT: Disable alu-z-flag.

EVENT: Disable alu-n-flag.

THEOREM: state-11-to-12-reg
(ramp (*reg-file*, MACHINE-SIZE, 8)
 \wedge sizep (*data-out*, MACHINE-SIZE)
 \wedge (*mar11* = nat-to-bv (11, NXSZ))
 \wedge b-direct-reg-b (*i-reg*)
 \rightarrow (big-machine (*mar11*,
 f,
 f,
 f,
 f,
 no-store,
 data-out,
 reg-file,
 addr-out,
 c-flag,
 v-flag,
 z-flag,
 n-flag,
 a-reg,
 b-reg,
 i-reg,
 visual-mem,
 real-mem,
 watch-dog-history,
 list (list (f, f)))
 = list (nat-to-bv (12, NXSZ),
 f,
 f,
 f,
 f,
 no-store,

```

data-out,
update-v-nth ( $\neg$  no-store,
              bv-oprd-b (i-reg),
              reg-file,
              data-out),
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

THEOREM: state-11-to-12-mem-no-store

```

((mar11 = nat-to-bv (11, NXSZ))
  $\wedge$  (no-store = t)
  $\wedge$  ( $\neg$  b-direct-reg-b (i-reg)))
  $\rightarrow$  (big-machine (mar11,
                     f,
                     f,
                     f,
                     f,
                     no-store,
                     data-out,
                     reg-file,
                     addr-out,
                     c-flag,
                     v-flag,
                     z-flag,
                     n-flag,
                     a-reg,
                     b-reg,
                     i-reg,
                     visual-mem,
                     real-mem,
                     watch-dog-history,
                     list (list (f, f)))
 = list (nat-to-bv (12, NXSZ),
        f,
        f,
        f)

```

```

f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

THEOREM: state-11-to-12-mem-init-store

```

((mar11 = nat-to-bv (11, NXSZ))
 $\wedge$  (no-store = f)
 $\wedge$  ( $\neg$  b-direct-reg-b (i-reg)))
 $\rightarrow$  (big-machine (mar11,
f,
f,
f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog-history,
list (list (f, f)))
= list (nat-to-bv (11, NXSZ),
f,
t,

```

```

f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out)))

```

EVENT: Disable state-11-to-12-mem-init-store.

THEOREM: state-11-to-12-mem-help

```

((mar11 = nat-to-bv (11, NXSZ))
 ∧ (no-store = f)
 ∧ (¬ b-direct-reg-b (i-reg)))
 → (big-machine (mar11,
                    f,
                    t,
                    f,
                    f,
                    no-store,
                    data-out,
                    reg-file,
                    addr-out,
                    c-flag,
                    v-flag,
                    z-flag,
                    n-flag,
                    a-reg,
                    b-reg,
                    i-reg,
                    visual-mem,
                    real-mem,
                    watch-dog-history,
                    cons (list (f, f), oracle)))
 = big-machine (mar11,

```

```

f,
t,
f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, MACHINE-SIZE),
real-mem,
watch-dog (f, t, f, data-out, addr-out),
oracle))

```

EVENT: Disable state-11-to-12-mem-help.

DEFINITION:

```

state-11-to-11-induction (dtack,
                           data-out,
                           addr-out,
                           visual-mem,
                           watch-dog-history,
                           n)
=  if n ≈ 0 then t
   else state-11-to-11-induction (f,
                                   data-out,
                                   addr-out,
                                   trunc (DEFAULT-VISUAL-MEM-VALUE,
                                         MACHINE-SIZE),
                                   watch-dog (f, t, f, data-out, addr-out),
                                   n - 1) endif

```

THEOREM: state-11-to-12-mem-wait-store

```

((mar11 = nat-to-bv (11, NXSZ))
 ^ (no-store = f)
 ^ (¬ b-direct-reg-b (i-reg)))
 → (big-machine (mar11,
                 f,

```

```

t,
f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog-history,
list-of-n-plus-1-dtack-reset-off(n))
=  list (nat-to-bv (11, NXSZ),
        f,
        t,
        f,
        f,
        no-store,
        data-out,
        reg-file,
        addr-out,
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        a-reg,
        b-reg,
        i-reg,
        trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
        real-mem,
        watch-dog (f, t, f, data-out, addr-out)))

```

EVENT: Disable state-11-to-12-mem-wait-store.

THEOREM: state-11-to-12-mem-dtack-store
 $(\text{sizep}(\text{addr-out}, \text{MACHINE-SIZE})$
 $\wedge (\text{mar11} = \text{nat-to-bv}(11, \text{NXSZ}))$
 $\wedge (\text{no-store} = \text{f}))$

$$\begin{aligned}
& \wedge \quad (\neg \text{b-direct-reg-b}(i\text{-reg})) \\
\rightarrow & \quad (\text{big-machine}(\text{mar11}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{t}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \text{no-store}, \\
& \quad \text{data-out}, \\
& \quad \text{reg-file}, \\
& \quad \text{addr-out}, \\
& \quad \text{c-flag}, \\
& \quad \text{v-flag}, \\
& \quad \text{z-flag}, \\
& \quad \text{n-flag}, \\
& \quad \text{a-reg}, \\
& \quad \text{b-reg}, \\
& \quad \text{i-reg}, \\
& \quad \text{visual-mem}, \\
& \quad \text{real-mem}, \\
& \quad \text{watch-dog}(\mathbf{f}, \mathbf{t}, \mathbf{f}, \text{data-out}, \text{addr-out}), \\
& \quad \text{list}(\text{list}(\mathbf{t}, \mathbf{f}), \text{list}(\mathbf{t}, \mathbf{f}))) \\
= & \quad \text{list}(\text{nat-to-bv}(12, \text{NXSZ}), \\
& \quad \mathbf{f}, \\
& \quad \mathbf{t}, \\
& \quad \mathbf{t}, \\
& \quad \mathbf{f}, \\
& \quad \text{no-store}, \\
& \quad \text{data-out}, \\
& \quad \text{reg-file}, \\
& \quad \text{addr-out}, \\
& \quad \text{c-flag}, \\
& \quad \text{v-flag}, \\
& \quad \text{z-flag}, \\
& \quad \text{n-flag}, \\
& \quad \text{a-reg}, \\
& \quad \text{b-reg}, \\
& \quad \text{i-reg}, \\
& \quad \text{trunc}(\text{DEFAULT-VISUAL-MEM-VALUE}, 16), \\
& \quad \text{update-v-nth}(\mathbf{t}, \text{addr-out}, \text{real-mem}, \text{data-out}), \\
& \quad \text{watch-dog}(\mathbf{f}, \mathbf{t}, \mathbf{t}, \text{data-out}, \text{addr-out}))
\end{aligned}$$

EVENT: Disable state-11-to-12-mem-dtack-store.

THEOREM: state-10-to-12-reg

```

((mar10 = nat-to-bv (10, NXSZ))
 ∧ boole (no-store)
 ∧ boole (c-flag)
 ∧ boole (v-flag)
 ∧ boole (n-flag)
 ∧ boole (z-flag)
 ∧ sizep (data-out, MACHINE-SIZE)
 ∧ sizep (a-reg, MACHINE-SIZE)
 ∧ ramp (reg-file, MACHINE-SIZE, 8)
 ∧ b-direct-reg-b (i-reg))
→ (big-machine (mar10,
                  f,
                  f,
                  dtack,
                  f,
                  no-store,
                  data-out,
                  reg-file,
                  addr-out,
                  c-flag,
                  v-flag,
                  z-flag,
                  n-flag,
                  a-reg,
                  b-reg,
                  i-reg,
                  visual-mem,
                  real-mem,
                  watch-dog-history,
                  list (list (f, f), list (f, f)))
= list (nat-to-bv (12, NXSZ),
        f,
        f,
        f,
        f,
        f,
        ¬ b-store-alu-result (c-flag, v-flag, z-flag, n-flag, i-reg),
        bv (bv-alu-cv (a-reg, b-reg, c-flag, bv-alu-op-code (i-reg))),
        update-v-nth (b-store-alu-result (c-flag,
                                         v-flag,
                                         z-flag,
                                         n-flag,
                                         i-reg),
                      bv-oprd-b (i-reg),
                      reg-file),

```

```

        bv (bv-alu-cv (a-reg,
                           b-reg,
                           c-flag,
                           bv-alu-op-code (i-reg))),

addr-out,
alu-c-flag (i-reg, a-reg, b-reg, c-flag),
alu-v-flag (i-reg, a-reg, b-reg, c-flag, v-flag),
alu-z-flag (i-reg, a-reg, b-reg, c-flag, z-flag),
alu-n-flag (i-reg, a-reg, b-reg, c-flag, n-flag),
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f,
            f,
            f,
            bv (bv-alu-cv (a-reg,
                           b-reg,
                           c-flag,
                           bv-alu-op-code (i-reg))),

addr-out)))

```

EVENT: Disable state-10-to-12-reg.

THEOREM: state-10-to-12-mem-no-store

$$\begin{aligned}
& ((mar10 = \text{nat-to-bv} (10, \text{NXSZ})) \\
& \wedge \text{boolp} (c\text{-flag}) \\
& \wedge \text{boolp} (v\text{-flag}) \\
& \wedge \text{boolp} (n\text{-flag}) \\
& \wedge \text{boolp} (z\text{-flag}) \\
& \wedge \text{sizep} (\text{data-out}, \text{MACHINE-SIZE}) \\
& \wedge \text{sizep} (a\text{-reg}, \text{MACHINE-SIZE}) \\
& \wedge (\neg \text{b-direct-reg-b} (i\text{-reg})) \\
& \wedge (\neg \text{b-store-alu-result} (c\text{-flag}, v\text{-flag}, z\text{-flag}, n\text{-flag}, i\text{-reg}))) \\
\rightarrow & (\text{big-machine} (mar10,
 f,
 f,
 dtack,
 f,
 no-store,
 data-out,
 reg-file,
 addr-out,$$

```

    c-flag,
    v-flag,
    z-flag,
    n-flag,
    a-reg,
    b-reg,
    i-reg,
    visual-mem,
    real-mem,
    watch-dog-history,
    list (list (f, f), list (f, f)))
=  list (nat-to-bv (12, NXSZ),
        f,
        f,
        f,
        f,
         $\neg$  b-store-alu-result (c-flag, v-flag, z-flag, n-flag, i-reg),
        bv (bv-alu-cv (a-reg, b-reg, c-flag, bv-alu-op-code (i-reg))),
        reg-file,
        addr-out,
        alu-c-flag (i-reg, a-reg, b-reg, c-flag),
        alu-v-flag (i-reg, a-reg, b-reg, c-flag, v-flag),
        alu-z-flag (i-reg, a-reg, b-reg, c-flag, z-flag),
        alu-n-flag (i-reg, a-reg, b-reg, c-flag, n-flag),
        a-reg,
        b-reg,
        i-reg,
        trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
        real-mem,
        watch-dog (f,
                    f,
                    f,
                    bv (bv-alu-cv (a-reg,
                                    b-reg,
                                    c-flag,
                                    bv-alu-op-code (i-reg))),
                    addr-out)))

```

EVENT: Disable state-10-to-12-mem-no-store.

THEOREM: state-10-to-12-mem-store
 $((mar10 = \text{nat-to-bv} (10, NXSZ))$
 $\wedge \text{boolp} (\text{no-store})$
 $\wedge \text{boolp} (c\text{-flag}))$

```


$$\begin{aligned}
& \wedge \text{boolp}(v\text{-}flag) \\
& \wedge \text{boolp}(n\text{-}flag) \\
& \wedge \text{boolp}(z\text{-}flag) \\
& \wedge \text{sizep}(data\text{-}out, \text{MACHINE-SIZE}) \\
& \wedge \text{sizep}(addr\text{-}out, \text{MACHINE-SIZE}) \\
& \wedge \text{sizep}(a\text{-}reg, \text{MACHINE-SIZE}) \\
& \wedge (\neg \text{b-direct-reg-b}(i\text{-}reg)) \\
& \wedge \text{b-store-alu-result}(c\text{-}flag, v\text{-}flag, z\text{-}flag, n\text{-}flag, i\text{-}reg)) \\
\rightarrow & (\text{big-machine}(mar10, \\
& \quad f, \\
& \quad f, \\
& \quad dtack, \\
& \quad f, \\
& \quad no\text{-}store, \\
& \quad data\text{-}out, \\
& \quad reg\text{-}file, \\
& \quad addr\text{-}out, \\
& \quad c\text{-}flag, \\
& \quad v\text{-}flag, \\
& \quad z\text{-}flag, \\
& \quad n\text{-}flag, \\
& \quad a\text{-}reg, \\
& \quad b\text{-}reg, \\
& \quad i\text{-}reg, \\
& \quad visual\text{-}mem, \\
& \quad real\text{-}mem, \\
& \quad watch\text{-}dog\text{-}history, \\
& \quad \text{append}(\text{list}(\text{list}(f, f)), \\
& \quad \quad \text{append}(\text{list}(\text{list}(f, f)), \\
& \quad \quad \quad \text{append}(\text{list-of-n-plus-1-dtack-reset-off}(n), \\
& \quad \quad \quad \quad \text{list}(\text{list}(t, f), \text{list}(t, f)))))) \\
= & \text{list}(\text{nat-to-bv}(12, \text{NXSZ}), \\
& \quad f, \\
& \quad t, \\
& \quad t, \\
& \quad f, \\
& \quad \neg \text{b-store-alu-result}(c\text{-}flag, v\text{-}flag, z\text{-}flag, n\text{-}flag, i\text{-}reg), \\
& \quad \text{bv}(\text{bv-alu-cv}(a\text{-}reg, b\text{-}reg, c\text{-}flag, \text{bv-alu-op-code}(i\text{-}reg))), \\
& \quad reg\text{-}file, \\
& \quad addr\text{-}out, \\
& \quad \text{alu-c-flag}(i\text{-}reg, a\text{-}reg, b\text{-}reg, c\text{-}flag), \\
& \quad \text{alu-v-flag}(i\text{-}reg, a\text{-}reg, b\text{-}reg, c\text{-}flag, v\text{-}flag), \\
& \quad \text{alu-z-flag}(i\text{-}reg, a\text{-}reg, b\text{-}reg, c\text{-}flag, z\text{-}flag), \\
& \quad \text{alu-n-flag}(i\text{-}reg, a\text{-}reg, b\text{-}reg, c\text{-}flag, n\text{-}flag),
\end{aligned}$$


```

```

a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
update-v-nth (t,
addr-out,
real-mem,
bv (bv-alu-cv (a-reg,
b-reg,
c-flag,
bv-alu-op-code (i-reg
watch-dog (f,
t,
t,
bv (bv-alu-cv (a-reg,
b-reg,
c-flag,
bv-alu-op-code (i-reg))),
addr-out)))

```

EVENT: Disable state-10-to-12-mem-store.

DEFINITION:

```

alu-oracle (i-reg, c-flag, v-flag, z-flag, n-flag, n)
= if b-direct-reg-b (i-reg) then list (list (f, f), list (f, f))
   elseif b-store-alu-result (c-flag, v-flag, z-flag, n-flag, i-reg)
   then append (list (list (f, f)),
                append (list (list (f, f)),
                        append (list-of-n-plus-1-dtack-reset-off (n),
                                list (list (t, f), list (t, f)))))
   else list (list (f, f), list (f, f)) endif

```

THEOREM: update-nth-f

update-nth (**f**, *n*, *lst*, *val*) = *lst*

DEFINITION:

```

mem-store-flag (i-reg, c-flag, v-flag, z-flag, n-flag)
= if b-direct-reg-b (i-reg) then f
   else b-store-alu-result (c-flag, v-flag, z-flag, n-flag, i-reg) endif

```

THEOREM: state-10-to-12

(boolp (*no-store*)
 \wedge boolp (*c-flag*)
 \wedge boolp (*v-flag*))

```


$$\begin{aligned}
& \wedge \text{boolp}(n\text{-}flag) \\
& \wedge \text{boolp}(z\text{-}flag) \\
& \wedge \text{sizep}(data\text{-}out, \text{MACHINE-SIZE}) \\
& \wedge \text{sizep}(a\text{-}reg, \text{MACHINE-SIZE}) \\
& \wedge \text{sizep}(addr\text{-}out, \text{MACHINE-SIZE}) \\
& \wedge \text{ramp}(reg\text{-}file, \text{MACHINE-SIZE}, 8) \\
& \wedge (mar10 = \text{nat-to-bv}(10, \text{NXSZ})) \\
\rightarrow & (\text{big-machine}(mar10, \\
& \quad f, \\
& \quad f, \\
& \quad dtack, \\
& \quad f, \\
& \quad no\text{-}store, \\
& \quad data\text{-}out, \\
& \quad reg\text{-}file, \\
& \quad addr\text{-}out, \\
& \quad c\text{-}flag, \\
& \quad v\text{-}flag, \\
& \quad z\text{-}flag, \\
& \quad n\text{-}flag, \\
& \quad a\text{-}reg, \\
& \quad b\text{-}reg, \\
& \quad i\text{-}reg, \\
& \quad visual\text{-}mem, \\
& \quad real\text{-}mem, \\
& \quad watch\text{-}dog\text{-}history, \\
& \quad alu\text{-}oracle(i\text{-}reg, c\text{-}flag, v\text{-}flag, z\text{-}flag, n\text{-}flag, n)) \\
= & \text{list}(\text{nat-to-bv}(12, \text{NXSZ}), \\
& \quad f, \\
& \quad \text{mem-store-flag}(i\text{-}reg, c\text{-}flag, v\text{-}flag, z\text{-}flag, n\text{-}flag), \\
& \quad \text{mem-store-flag}(i\text{-}reg, c\text{-}flag, v\text{-}flag, z\text{-}flag, n\text{-}flag), \\
& \quad f, \\
& \quad \neg \text{b-store-alu-result}(c\text{-}flag, v\text{-}flag, z\text{-}flag, n\text{-}flag, i\text{-}reg), \\
& \quad \text{bv}(\text{bv-alu-cv}(a\text{-}reg, b\text{-}reg, c\text{-}flag, \text{bv-alu-op-code}(i\text{-}reg))), \\
& \quad \text{update-v-nth}(\text{b-direct-reg-b}(i\text{-}reg) \\
& \quad \quad \wedge \text{b-store-alu-result}(c\text{-}flag, \\
& \quad \quad \quad v\text{-}flag, \\
& \quad \quad \quad z\text{-}flag, \\
& \quad \quad \quad n\text{-}flag, \\
& \quad \quad \quad i\text{-}reg), \\
& \quad \quad \text{bv-oprd-b}(i\text{-}reg), \\
& \quad \quad reg\text{-}file, \\
& \quad \quad \text{bv}(\text{bv-alu-cv}(a\text{-}reg, \\
& \quad \quad \quad b\text{-}reg,
\end{aligned}$$


```

```

c-flag,
 bv-alu-op-code (i-reg)) ),
addr-out,
alu-c-flag (i-reg, a-reg, b-reg, c-flag),
alu-v-flag (i-reg, a-reg, b-reg, c-flag, v-flag),
alu-z-flag (i-reg, a-reg, b-reg, c-flag, z-flag),
alu-n-flag (i-reg, a-reg, b-reg, c-flag, n-flag),
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
update-v-nth ((¬ b-direct-reg-b (i-reg))
    ∧ b-store-alu-result (c-flag,
                v-flag,
                z-flag,
                n-flag,
                i-reg)),
addr-out,
real-mem,
 bv (bv-alu-cv (a-reg,
                b-reg,
                c-flag,
                bv-alu-op-code (i-reg)) ),
watch-dog (f,
mem-store-flag (i-reg,
                c-flag,
                v-flag,
                z-flag,
                n-flag),
mem-store-flag (i-reg,
                c-flag,
                v-flag,
                z-flag,
                n-flag),
 bv (bv-alu-cv (a-reg,
                b-reg,
                c-flag,
                bv-alu-op-code (i-reg)) ),
addr-out)) )

```

EVENT: Disable state-10-to-12.

EVENT: Disable mem-store-flag.

```
;;;;;;;;;;;;;;;;
;;          Post-increment operations
;;;;
;;;;
;;;;;
```

THEOREM: state-12-to-13

$$\begin{aligned}
& (\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \\
& \wedge (\text{truep}(\text{mem-store-flag}) \vee \text{falsep}(\text{mem-store-flag})) \\
& \wedge (\text{mar12} = \text{nat-to-bv}(12, \text{NXSZ}))) \\
\rightarrow & (\text{big-machine}(\text{mar12}, \\
& \quad \mathbf{f}, \\
& \quad \text{mem-store-flag}, \\
& \quad \text{mem-store-flag}, \\
& \quad \mathbf{f}, \\
& \quad \text{no-store}, \\
& \quad \text{data-out}, \\
& \quad \text{reg-file}, \\
& \quad \text{addr-out}, \\
& \quad \text{c-flag}, \\
& \quad \text{v-flag}, \\
& \quad \text{z-flag}, \\
& \quad \text{n-flag}, \\
& \quad \text{a-reg}, \\
& \quad \text{b-reg}, \\
& \quad \text{i-reg}, \\
& \quad \text{visual-mem}, \\
& \quad \text{real-mem}, \\
& \quad \text{watch-dog}(\mathbf{f}, \\
& \quad \quad \text{mem-store-flag}, \\
& \quad \quad \text{mem-store-flag}, \\
& \quad \quad \text{data-out}, \\
& \quad \quad \text{addr-out}), \\
& \quad \text{list}(\text{list}(\text{mem-store-flag}, \mathbf{f}))) \\
= & \text{list}(\text{nat-to-bv}(13, \text{NXSZ}), \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \text{mem-store-flag}, \\
& \quad \mathbf{f}, \\
& \quad \text{no-store}, \\
& \quad \text{data-out}, \\
& \quad \text{update-v-nth}(\text{b-indirect-reg-a-inc}(i\text{-reg}),
\end{aligned}$$

```

bv-oprd-a (i-reg),
reg-file,
v-nat-inc (v-nth (bv-oprd-a (i-reg), reg-file))),
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f,
            mem-store-flag,
            mem-store-flag,
            data-out,
            addr-out))

```

THEOREM: state-13-to-1

$$\begin{aligned}
& (\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \wedge (\text{mar13} = \text{nat-to-bv}(13, \text{NXSZ}))) \\
\rightarrow & \text{ (big-machine (mar13,} \\
& \quad \textbf{f}, \\
& \quad \textbf{f}, \\
& \quad \textit{dtack}, \\
& \quad \textbf{f}, \\
& \quad \textit{no-store}, \\
& \quad \textit{data-out}, \\
& \quad \textit{reg-file}, \\
& \quad \textit{addr-out}, \\
& \quad \textit{c-flag}, \\
& \quad \textit{v-flag}, \\
& \quad \textit{z-flag}, \\
& \quad \textit{n-flag}, \\
& \quad \textit{a-reg}, \\
& \quad \textit{b-reg}, \\
& \quad \textit{i-reg}, \\
& \quad \textit{visual-mem}, \\
& \quad \textit{real-mem}, \\
& \quad \textit{watch-dog-history}, \\
& \quad \textit{list (list (f, f))}) \\
= & \text{ list (nat-to-bv (1, NXSZ),} \\
& \quad \textbf{f}, \\
& \quad \textbf{f},
\end{aligned}$$

```

f,
f,
no-store,
data-out,
update-v-nth (b-indirect-reg-b-inc (i-reg),
              bv-oprd-b (i-reg),
              reg-file,
              v-nat-inc (v-nth (bv-oprd-b (i-reg), reg-file))),
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem,
watch-dog (f, f, f, data-out, addr-out))

```

DEFINITION:

```

reg-file-post-inc (i-reg, reg-file)
= update-v-nth (b-indirect-reg-b-inc (i-reg),
                 bv-oprd-b (i-reg),
                 update-v-nth (b-indirect-reg-a-inc (i-reg),
                               bv-oprd-a (i-reg),
                               reg-file,
                               v-nat-inc (v-nth (bv-oprd-a (i-reg), reg-file))),
                 v-nat-inc (v-nth (bv-oprd-b (i-reg),
                               update-v-nth (b-indirect-reg-a-inc (i-reg),
                                             bv-oprd-a (i-reg),
                                             reg-file,
                                             v-nat-inc (v-nth (bv-oprd-a (i-reg),
                                                               reg-file)))))))

```

THEOREM: state-12-to-1

```

(ramp (reg-file, MACHINE-SIZE, 8)
 $\wedge$  (truep (mem-store-flag)  $\vee$  falsep (mem-store-flag))
 $\wedge$  (mar12 = nat-to-bv (12, NXSZ)))
 $\rightarrow$  (big-machine (mar12,
                  f,
                  mem-store-flag,
                  mem-store-flag,
                  f,

```

```

    no-store,
    data-out,
    reg-file,
    addr-out,
    c-flag,
    v-flag,
    z-flag,
    n-flag,
    a-reg,
    b-reg,
    i-reg,
    visual-mem,
    real-mem,
    watch-dog (f,
                mem-store-flag,
                mem-store-flag,
                data-out,
                addr-out),
    list (list (mem-store-flag, f), list (f, f)))
=  list (nat-to-bv (1, NXSZ),
        f,
        f,
        f,
        f,
        no-store,
        data-out,
        reg-file-post-inc (i-reg, reg-file),
        addr-out,
        c-flag,
        v-flag,
        z-flag,
        n-flag,
        a-reg,
        b-reg,
        i-reg,
        trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
        real-mem,
        watch-dog (f, f, f, data-out, addr-out)))

```

EVENT: Disable state-12-to-1.

```

;;
;; Pasting together the steps
;;
```

```

;;
;;
;; In state-4-to-7 we rewrite to something of the form (list ... (if a b c) ...).
; When applying big-machine-append the variable M is bound to the rewritten version
; of this form. But the rewriter moves the if's out, producing
; (if a (list ... b ...) (list ... c ...)). We then, in simplifying the rhs of
; big-machine-append, rewrite (cadr M) to get the new read. We want it to rewrite to
; f but in fact it rewrites to (cadr (if a (list mar7 f ...) (list mar7 f ...))).  

; Then, state-7-to-10 doesn't unify. So we prove the following two facts.
; Because of these, we don't really care whether our state steppers return
; lists with if's inside or outside.

```

THEOREM: car-if

$$\begin{aligned} &\text{car}(\text{if } a \text{ then } b \\ &\quad \text{else } c \text{ endif}) \\ = &\text{if } a \text{ then } \text{car}(b) \\ &\text{else } \text{car}(c) \text{ endif} \end{aligned}$$

THEOREM: cdr-if

$$\begin{aligned} &\text{cdr}(\text{if } a \text{ then } b \\ &\quad \text{else } c \text{ endif}) \\ = &\text{if } a \text{ then } \text{cdr}(b) \\ &\text{else } \text{cdr}(c) \text{ endif} \end{aligned}$$

DEFINITION:

$$\begin{aligned} &\text{reg-file-after-a-b}(\text{reg-file}, \text{real-mem}) \\ = &\text{fetch-oprd-b-reg-file}(\text{v-nth}(\text{nth}(0, \text{reg-file}), \text{real-mem}), \\ &\quad \text{fetch-oprd-a-reg-file}(\text{v-nth}(\text{nth}(0, \text{reg-file}), \\ &\quad \quad \quad \text{real-mem}), \\ &\quad \quad \quad \text{update-nth}(\mathbf{t}, \\ &\quad \quad \quad 0, \\ &\quad \quad \quad \text{reg-file}, \\ &\quad \quad \quad \text{v-nat-inc}(\text{nth}(0, \\ &\quad \quad \quad \quad \quad \text{reg-file})))))) \end{aligned}$$

DEFINITION:

$$\begin{aligned} &\text{addr-out-after-a-b}(\text{reg-file}, \text{real-mem}) \\ = &\text{fetch-oprd-b-addr-out}(\text{v-nth}(\text{nth}(0, \text{reg-file}), \text{real-mem}), \\ &\quad \text{fetch-oprd-a-reg-file}(\text{v-nth}(\text{nth}(0, \text{reg-file}), \\ &\quad \quad \quad \text{real-mem}), \\ &\quad \quad \quad \text{update-nth}(\mathbf{t}, \\ &\quad \quad \quad 0, \end{aligned}$$

reg-file,
v-nat-inc (nth (0,
reg-file))))

DEFINITION:

a-reg-after-a-b (reg-file, real-mem)
 $= \text{if b-direct-reg-a (v-nth (nth (0, reg-file), real-mem))}$
 $\quad \text{then v-nth (bv-oprd-a (v-nth (nth (0, reg-file), real-mem)),}$
 $\quad \quad \text{fetch-oprd-a-reg-file (v-nth (nth (0, reg-file), real-mem),}$
 $\quad \quad \text{update-nth (t,}$
 $\quad \quad \quad 0,$
 $\quad \quad \quad reg-file,$
 $\quad \quad \quad v-nat-inc (nth (0, reg-file))))$
 $\quad \text{else v-nth (fetch-oprd-a-addr-out (v-nth (nth (0, reg-file),$
 $\quad \quad \quad real-mem),$
 $\quad \quad \quad update-nth (t,}$
 $\quad \quad \quad \quad 0,$
 $\quad \quad \quad \quad reg-file,$
 $\quad \quad \quad \quad v-nat-inc (nth (0,$
 $\quad \quad \quad \quad reg-file))),$
 $\quad \quad \quad real-mem) \text{ endif}}$

DEFINITION:

b-reg-after-a-b (reg-file, real-mem)
 $= \text{if b-direct-reg-b (v-nth (nth (0, reg-file), real-mem))}$
 $\quad \text{then v-nth (bv-oprd-b (v-nth (nth (0, reg-file), real-mem)),}$
 $\quad \quad \text{fetch-oprd-b-reg-file (v-nth (nth (0, reg-file), real-mem),}$
 $\quad \quad \text{fetch-oprd-a-reg-file (v-nth (nth (0,$
 $\quad \quad \quad reg-file),$
 $\quad \quad \quad real-mem),$
 $\quad \quad \quad update-nth (t,$
 $\quad \quad \quad \quad 0,$
 $\quad \quad \quad \quad reg-file,$
 $\quad \quad \quad \quad v-nat-inc (nth (0,$
 $\quad \quad \quad \quad reg-file))))))$
 $\quad \text{else v-nth (fetch-oprd-b-addr-out (v-nth (nth (0, reg-file),$
 $\quad \quad \quad real-mem),$
 $\quad \quad \quad fetch-oprd-a-reg-file (v-nth (nth (0,$
 $\quad \quad \quad reg-file),$
 $\quad \quad \quad real-mem),$
 $\quad \quad \quad update-nth (t,$
 $\quad \quad \quad \quad 0,$
 $\quad \quad \quad \quad reg-file,$
 $\quad \quad \quad \quad v-nat-inc (nth (0,$

real-mem) endif *reg-file)))))),*

DEFINITION:

visual-mem-after-a-b (reg-file, real-mem)
 $= \text{if } b\text{-direct-reg-b}(\text{v-nth}(\text{nth}(0, reg\text{-file}), real\text{-mem}))$
 $\quad \text{then } \text{trunc}(\text{DEFAULT-VISUAL-MEM-VALUE}, 16)$
 $\quad \text{else } \text{v-nth}(\text{fetch-oprd-b-addr-out}(\text{v-nth}(\text{nth}(0, reg\text{-file}),$
 $\quad \quad \quad real\text{-mem}),$
 $\quad \quad \quad \text{fetch-oprd-a-reg-file}(\text{v-nth}(\text{nth}(0,$
 $\quad \quad \quad \quad \quad reg\text{-file}),$
 $\quad \quad \quad \quad \quad real\text{-mem}),$
 $\quad \quad \quad \text{update-nth}(\mathbf{t},$
 $\quad \quad \quad \quad \quad 0,$
 $\quad \quad \quad \quad \quad reg\text{-file},$
 $\quad \quad \quad \quad \quad \text{v-nat-inc}(\text{nth}(0,$
 $\quad \quad \quad \quad \quad reg\text{-file}))))),$
 $\quad \quad \quad real\text{-mem}) \text{endif}$

DEFINITION:

dtack-after-a-b (reg-file, real-mem)
 $= (\neg b\text{-direct-reg-b}(\text{v-nth}(\text{nth}(0, reg\text{-file}), real\text{-mem})))$

DEFINITION:

a-b-oracle (reg-file, real-mem, i, n, m)
 $= \text{append}(\text{fetch-ir-oracle}(i),$
 $\quad \text{append}(\text{fetch-oprd-a-oracle}(\text{v-nth}(\text{nth}(0, reg\text{-file}), real\text{-mem}), n),$
 $\quad \quad \quad \text{fetch-oprd-b-oracle}(\text{v-nth}(\text{nth}(0, reg\text{-file}), real\text{-mem}), m)))$

THEOREM: state-1-to-10

$(\text{ramp}(\text{reg}\text{-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{sizep}(\text{addr}\text{-out}, \text{MACHINE-SIZE})$
 $\wedge \text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \text{exp}(2, \text{MACHINE-SIZE}))$
 $\wedge (\text{mar1} = \text{nat-to-bv}(1, \text{NXSZ}))$
 $\rightarrow (\text{big-machine}(\text{mar1},$
 $\quad f,$
 $\quad f,$
 $\quad f,$
 $\quad f,$
 $\quad no\text{-store},$
 $\quad data\text{-out},$
 $\quad reg\text{-file},$
 $\quad addr\text{-out},$
 $\quad c\text{-flag},$
 $\quad v\text{-flag},$

```


$$\begin{aligned}
& z\text{-}flag, \\
& n\text{-}flag, \\
& a\text{-}reg, \\
& b\text{-}reg, \\
& i\text{-}reg, \\
& visual\text{-}mem, \\
& real\text{-}mem, \\
& watch\text{-}dog, \\
& a\text{-}b\text{-}oracle (reg\text{-}file, real\text{-}mem, i, n, m)) \\
= & \text{list} (\text{nat-to-bv} (10, \text{NXSZ}), \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad dtack\text{-}after\text{-}a\text{-}b (reg\text{-}file, real\text{-}mem), \\
& \quad \mathbf{f}, \\
& \quad no\text{-}store, \\
& \quad data\text{-}out, \\
& \quad reg\text{-}file\text{-}after\text{-}a\text{-}b (reg\text{-}file, real\text{-}mem), \\
& \quad addr\text{-}out\text{-}after\text{-}a\text{-}b (reg\text{-}file, real\text{-}mem), \\
& \quad c\text{-}flag, \\
& \quad v\text{-}flag, \\
& \quad z\text{-}flag, \\
& \quad n\text{-}flag, \\
& \quad a\text{-}reg\text{-}after\text{-}a\text{-}b (reg\text{-}file, real\text{-}mem), \\
& \quad b\text{-}reg\text{-}after\text{-}a\text{-}b (reg\text{-}file, real\text{-}mem), \\
& \quad v\text{-}nth (nth (0, reg\text{-}file), real\text{-}mem), \\
& \quad visual\text{-}mem\text{-}after\text{-}a\text{-}b (reg\text{-}file, real\text{-}mem), \\
& \quad real\text{-}mem, \\
& \quad watch\text{-}dog (dtack\text{-}after\text{-}a\text{-}b (reg\text{-}file, real\text{-}mem), \\
& \quad \quad \mathbf{f}, \\
& \quad \quad dtack\text{-}after\text{-}a\text{-}b (reg\text{-}file, real\text{-}mem), \\
& \quad \quad data\text{-}out, \\
& \quad \quad addr\text{-}out\text{-}after\text{-}a\text{-}b (reg\text{-}file, real\text{-}mem)))) \\
\end{aligned}$$


```

DEFINITION:

```


$$\begin{aligned}
& \text{reg}\text{-}file\text{-}alu (i\text{-}reg, c\text{-}flag, v\text{-}flag, z\text{-}flag, n\text{-}flag, reg\text{-}file, a\text{-}reg, b\text{-}reg) \\
= & \text{update}\text{-}v\text{-}nth (\text{b}\text{-}direct\text{-}reg\text{-}b (i\text{-}reg) \\
& \quad \wedge \text{b}\text{-}store\text{-}alu\text{-}result (c\text{-}flag, \\
& \quad \quad v\text{-}flag, \\
& \quad \quad z\text{-}flag, \\
& \quad \quad n\text{-}flag, \\
& \quad \quad i\text{-}reg), \\
& \quad bv\text{-}oprdb\text{-}b (i\text{-}reg), \\
& \quad reg\text{-}file, \\
& \quad bv (bv\text{-}alu\text{-}cv (a\text{-}reg, b\text{-}reg, c\text{-}flag, bv\text{-}alu\text{-}op\text{-}code (i\text{-}reg)))) \\
\end{aligned}$$


```

DEFINITION:

$$\begin{aligned}
 & \text{reg-file-from-alu-thru-post-inc} (i\text{-}reg, \\
 & \quad c\text{-}flag, \\
 & \quad v\text{-}flag, \\
 & \quad z\text{-}flag, \\
 & \quad n\text{-}flag, \\
 & \quad reg\text{-}file, \\
 & \quad a\text{-}reg, \\
 & \quad b\text{-}reg) \\
 = & \text{update-v-nth} (\text{b-indirect-reg-b-inc} (i\text{-}reg), \\
 & \quad \text{bv-oprd-b} (i\text{-}reg), \\
 & \quad \text{update-v-nth} (\text{b-indirect-reg-a-inc} (i\text{-}reg), \\
 & \quad \quad \text{bv-oprd-a} (i\text{-}reg), \\
 & \quad \quad \text{reg-file-alu} (i\text{-}reg, \\
 & \quad \quad \quad c\text{-}flag, \\
 & \quad \quad \quad v\text{-}flag, \\
 & \quad \quad \quad z\text{-}flag, \\
 & \quad \quad \quad n\text{-}flag, \\
 & \quad \quad \quad reg\text{-}file, \\
 & \quad \quad \quad a\text{-}reg, \\
 & \quad \quad \quad b\text{-}reg), \\
 & \quad \text{v-nat-inc} (\text{v-nth} (\text{bv-oprd-a} (i\text{-}reg), \\
 & \quad \quad \text{reg-file-alu} (i\text{-}reg, \\
 & \quad \quad \quad c\text{-}flag, \\
 & \quad \quad \quad v\text{-}flag, \\
 & \quad \quad \quad z\text{-}flag, \\
 & \quad \quad \quad n\text{-}flag, \\
 & \quad \quad \quad reg\text{-}file, \\
 & \quad \quad \quad a\text{-}reg, \\
 & \quad \quad \quad b\text{-}reg))), \\
 & \quad \text{v-nat-inc} (\text{v-nth} (\text{bv-oprd-b} (i\text{-}reg), \\
 & \quad \quad \text{update-v-nth} (\text{b-indirect-reg-a-inc} (i\text{-}reg), \\
 & \quad \quad \quad \text{bv-oprd-a} (i\text{-}reg), \\
 & \quad \quad \quad \text{reg-file-alu} (i\text{-}reg, \\
 & \quad \quad \quad \quad c\text{-}flag, \\
 & \quad \quad \quad \quad v\text{-}flag, \\
 & \quad \quad \quad \quad z\text{-}flag, \\
 & \quad \quad \quad \quad n\text{-}flag, \\
 & \quad \quad \quad \quad reg\text{-}file, \\
 & \quad \quad \quad \quad a\text{-}reg, \\
 & \quad \quad \quad \quad b\text{-}reg), \\
 & \quad \quad \text{v-nat-inc} (\text{v-nth} (\text{bv-oprd-a} (i\text{-}reg), \\
 & \quad \quad \quad \text{reg-file-alu} (i\text{-}reg, \\
 & \quad \quad \quad \quad c\text{-}flag,
 \end{aligned}$$

v-flag,
z-flag,
n-flag,
reg-file,
a-reg,
b-reg))))))

DEFINITION:

real-mem-thru-post-inc (*i-reg*,
c-flag,
v-flag,
z-flag,
n-flag,
addr-out,
real-mem,
a-reg,
b-reg)
= update-v-nth ((\neg b-direct-reg-b (*i-reg*))
 \wedge b-store-alu-result (*c-flag*,
v-flag,
z-flag,
n-flag,
i-reg),
addr-out,
real-mem,
bv (bv-alu-cv (*a-reg*, *b-reg*, *c-flag*, bv-alu-op-code (*i-reg*))))

DEFINITION:

alu-post-inc-oracle (*i-reg*, *c-flag*, *v-flag*, *z-flag*, *n-flag*, *n*)
= append (alu-oracle (*i-reg*, *c-flag*, *v-flag*, *z-flag*, *n-flag*, *n*),
list (list (mem-store-flag (*i-reg*, *c-flag*, *v-flag*, *z-flag*, *n-flag*), *f*),
list (*f*, *f*)))

THEOREM: ramp-if

ramp (**if** *c* **then** *a*
else *b* **endif**,
i,
j)
= **if** *c* **then** ramp (*a*, *i*, *j*)
else ramp (*b*, *i*, *j*) **endif**

THEOREM: ramp-update-nth
(ramp (*reg-file*, *width*, *number*)
 \wedge sizep (*value*, *width*)
 \wedge boolep (*boolean*)

\wedge (*number* $\not\propto$ *place*)
 \rightarrow ramp (update-nth (*boolean*, *place*, *reg-file*, *value*), *width*, *number*)

THEOREM: state-10-to-1

$\text{boolp}(\text{no-store})$
 \wedge $\text{boolp}(c\text{-flag})$
 \wedge $\text{boolp}(v\text{-flag})$
 \wedge $\text{boolp}(n\text{-flag})$
 \wedge $\text{boolp}(z\text{-flag})$
 \wedge $\text{sizep}(\text{data-out}, \text{MACHINE-SIZE})$
 \wedge $\text{sizep}(a\text{-reg}, \text{MACHINE-SIZE})$
 \wedge $\text{sizep}(\text{addr-out}, \text{MACHINE-SIZE})$
 \wedge $\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 \wedge (*mar10* = nat-to-bv (10, NXSZ)))
 \rightarrow (big-machine (*mar10*,
 $\quad \mathbf{f},$
 $\quad \mathbf{f},$
 $\quad dtack,$
 $\quad \mathbf{f},$
 $\quad no-store,$
 $\quad data-out,$
 $\quad reg-file,$
 $\quad addr-out,$
 $\quad c\text{-flag},$
 $\quad v\text{-flag},$
 $\quad z\text{-flag},$
 $\quad n\text{-flag},$
 $\quad a\text{-reg},$
 $\quad b\text{-reg},$
 $\quad i\text{-reg},$
 $\quad visual-mem,$
 $\quad real-mem,$
 $\quad watch-dog-history,$
 $\quad \text{alu-post-inc-oracle}(i\text{-reg}, c\text{-flag}, v\text{-flag}, z\text{-flag}, n\text{-flag}, n))$
 $=$ list (nat-to-bv (1, NXSZ),
 $\quad \mathbf{f},$
 $\quad \mathbf{f},$
 $\quad \mathbf{f},$
 $\quad \mathbf{f},$
 $\quad \neg \text{b-store-alu-result}(c\text{-flag}, v\text{-flag}, z\text{-flag}, n\text{-flag}, i\text{-reg}),$
 $\quad \text{bv}(\text{bv-alu-cv}(a\text{-reg}, b\text{-reg}, c\text{-flag}, \text{bv-alu-op-code}(i\text{-reg}))),$
 $\quad \text{reg-file-from-alu-thru-post-inc}(i\text{-reg},$
 $\quad \quad c\text{-flag},$
 $\quad \quad v\text{-flag},$

```

z-flag,
n-flag,
reg-file,
a-reg,
b-reg),
addr-out,
alu-c-flag (i-reg, a-reg, b-reg, c-flag),
alu-v-flag (i-reg, a-reg, b-reg, c-flag, v-flag),
alu-z-flag (i-reg, a-reg, b-reg, c-flag, z-flag),
alu-n-flag (i-reg, a-reg, b-reg, c-flag, n-flag),
a-reg,
b-reg,
i-reg,
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem-thru-post-inc (i-reg,
c-flag,
v-flag,
z-flag,
n-flag,
addr-out,
real-mem,
a-reg,
b-reg),
watch-dog (f,
f,
f,
bv (bv-alu-cv (a-reg,
b-reg,
c-flag,
bv-alu-op-code (i-reg))),
addr-out)))

```

EVENT: Disable state-10-to-1.

```

;;;;;;;;;;;;;;;;;;
;;
;;          The lemmas that follow culminate in lemma STATE-1-to-1      ;;
;;          which is a statement of what FM8501 does upon executing      ;;
;;          an instruction.  FM8501 executes one memory based instruction ;;
;;          by starting in a state where the MAR is "1", executing some    ;;
;;          of micro-states eventually taking it back to a place where   ;;
;;          MAR is equal to "1".                                         ;;
;;
;;;;;;;;;;;;;;;;;;

```

THEOREM: sizep-a-reg-after-a-b

$$\begin{aligned} & (\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \\ & \wedge \text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE}))) \\ \rightarrow & (\text{size}(\text{a-reg-after-a-b}(\text{reg-file}, \text{real-mem})) = \text{MACHINE-SIZE}) \end{aligned}$$

THEOREM: sizep-addr-out-after-a-b

$$\begin{aligned} & \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \\ \rightarrow & (\text{size}(\text{addr-out-after-a-b}(\text{reg-file}, \text{real-mem})) = \text{MACHINE-SIZE}) \end{aligned}$$

THEOREM: ramp-reg-file-after-a-b

$$\begin{aligned} & ((m = \text{MACHINE-SIZE}) \wedge \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)) \\ \rightarrow & \text{ramp}(\text{reg-file-after-a-b}(\text{reg-file}, \text{real-mem}), m, 8) \end{aligned}$$

DEFINITION:

$$\begin{aligned} & \text{state-1-to-1-oracle}(\text{reg-file}, \\ & \quad \text{real-mem}, \\ & \quad c\text{-flag}, \\ & \quad v\text{-flag}, \\ & \quad z\text{-flag}, \\ & \quad n\text{-flag}, \\ & \quad ir\text{-wait}, \\ & \quad a\text{-wait}, \\ & \quad b\text{-wait}, \\ & \quad store\text{-wait}) \\ = & \text{append}(\text{a-b-oracle}(\text{reg-file}, \text{real-mem}, ir\text{-wait}, a\text{-wait}, b\text{-wait}), \\ & \quad \text{alu-post-inc-oracle}(\text{v-nth}(\text{nth}(0, \text{reg-file}), \text{real-mem}), \\ & \quad \quad c\text{-flag}, \\ & \quad \quad v\text{-flag}, \\ & \quad \quad z\text{-flag}, \\ & \quad \quad n\text{-flag}, \\ & \quad \quad store\text{-wait})) \end{aligned}$$

THEOREM: state-1-to-1

$$\begin{aligned} & (\text{boolp}(\text{no-store}) \\ & \wedge \text{boolp}(c\text{-flag}) \\ & \wedge \text{boolp}(v\text{-flag}) \\ & \wedge \text{boolp}(n\text{-flag}) \\ & \wedge \text{boolp}(z\text{-flag}) \\ & \wedge \text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \\ & \wedge \text{sizep}(\text{data-out}, \text{MACHINE-SIZE}) \\ & \wedge \text{sizep}(\text{addr-out}, \text{MACHINE-SIZE}) \\ & \wedge \text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE})) \end{aligned}$$

$$\begin{aligned}
& \wedge (mar1 = \text{nat-to-bv}(1, \text{NXSZ})) \\
\rightarrow & (\text{big-machine}(mar1, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad no-store, \\
& \quad data-out, \\
& \quad reg-file, \\
& \quad addr-out, \\
& \quad c-flag, \\
& \quad v-flag, \\
& \quad z-flag, \\
& \quad n-flag, \\
& \quad a-reg, \\
& \quad b-reg, \\
& \quad i-reg, \\
& \quad visual-mem, \\
& \quad real-mem, \\
& \quad watch-dog, \\
& \quad \text{state-1-to-1-oracle}(\text{reg-file}, \\
& \quad \quad \text{real-mem}, \\
& \quad \quad c-flag, \\
& \quad \quad v-flag, \\
& \quad \quad z-flag, \\
& \quad \quad n-flag, \\
& \quad \quad ir-wait, \\
& \quad \quad a-wait, \\
& \quad \quad b-wait, \\
& \quad \quad store-wait))) \\
= & \text{list}(\text{nat-to-bv}(1, \text{NXSZ}), \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \quad \mathbf{f}, \\
& \neg \text{b-store-alu-result}(c-flag, \\
& \quad v-flag, \\
& \quad z-flag, \\
& \quad n-flag, \\
& \quad \text{v-nth}(\text{nth}(0, \text{reg-file}), \text{real-mem})), \\
& \text{bv}(\text{bv-alu-cv}(\text{a-reg-after-a-b}(\text{reg-file}, \text{real-mem}), \\
& \quad \text{b-reg-after-a-b}(\text{reg-file}, \text{real-mem}), \\
& \quad c-flag), \\
& \quad \text{bv-alu-op-code}(\text{v-nth}(\text{nth}(0, \text{reg-file}),
\end{aligned}$$

```

real-mem)))),
reg-file-from-alu-thru-post-inc (v-nth (nth (0, reg-file),
                                             real-mem),
                                         c-flag,
                                         v-flag,
                                         z-flag,
                                         n-flag,
                                         reg-file-after-a-b (reg-file,
                                                               real-mem),
                                         a-reg-after-a-b (reg-file,
                                                               real-mem),
                                         b-reg-after-a-b (reg-file,
                                                               real-mem)),
addr-out-after-a-b (reg-file, real-mem),
alu-c-flag (v-nth (nth (0, reg-file), real-mem),
              a-reg-after-a-b (reg-file, real-mem),
              b-reg-after-a-b (reg-file, real-mem),
              c-flag),
alu-v-flag (v-nth (nth (0, reg-file), real-mem),
              a-reg-after-a-b (reg-file, real-mem),
              b-reg-after-a-b (reg-file, real-mem),
              c-flag,
              v-flag),
alu-z-flag (v-nth (nth (0, reg-file), real-mem),
              a-reg-after-a-b (reg-file, real-mem),
              b-reg-after-a-b (reg-file, real-mem),
              c-flag,
              z-flag),
alu-n-flag (v-nth (nth (0, reg-file), real-mem),
              a-reg-after-a-b (reg-file, real-mem),
              b-reg-after-a-b (reg-file, real-mem),
              c-flag,
              n-flag),
a-reg-after-a-b (reg-file, real-mem),
b-reg-after-a-b (reg-file, real-mem),
v-nth (nth (0, reg-file), real-mem),
trunc (DEFAULT-VISUAL-MEM-VALUE, 16),
real-mem-thru-post-inc (v-nth (nth (0, reg-file), real-mem),
                           c-flag,
                           v-flag,
                           z-flag,
                           n-flag,
                           addr-out-after-a-b (reg-file,
                                                               real-mem),

```

```

real-mem,
a-reg-after-a-b (reg-file, real-mem),
b-reg-after-a-b (reg-file, real-mem)),
watch-dog (f,
           f,
           f,
           bv (bv-alu-cv (a-reg-after-a-b (reg-file, real-mem),
                           b-reg-after-a-b (reg-file, real-mem),
                           c-flag,
                           bv-alu-op-code (v-nth (nth (0,
                                             reg-file),
                                         real-mem)))),  

           addr-out-after-a-b (reg-file, real-mem)))

```

EVENT: Disable state-1-to-1.

THEOREM: nth-update-nth

```

nth (i, update-nth (c, j, lst, x))
= if truep (c)  $\wedge$  (fix (i) = fix (j)  $\wedge$  (j < length (lst))) then x
  else nth (i, lst) endif

```

```

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;                                     ;;
;;          Software specification of FM8501.      ;;
;;                                     ;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;                                     ;;
;;          Helping definitions for the specification of the software      ;;
;;          machine. Function SOFT is the actual definition defining      ;;
;;          the operation of the FM8501.          ;;
;;                                     ;;
;;          When programming the FM8501 the user see eight general purpose      ;;
;;          registers (register file), four flag bits (carry, overflow,      ;;
;;          negative, and zero), and the memory. Instruction execution      ;;
;;          is accomplished by reading the memory value pointed to by the      ;;
;;          program counter (register 0), and interpreting this memory word      ;;
;;          as an instruction to be executed. The execution of an instruction      ;;
;;          may modify all visable registers. The flag registers may be      ;;
;;          updated only once per instruction. The memory may be updated      ;;
;;          only once per instruction. The register file may be updated a      ;;
;;          maximum of four times in six opportunities. The first update to      ;;

```

```

;;      the register file, which always occurs, is the incrementing of      ;;
;;      the program counter.  Next comes the possible pre-decrement      ;;
;;      operation of both operands.  The result of the ALU may be next      ;;
;;      stored into the register file.  Lastly, there may be two      ;;
;;      post-increment operations.  An operand cannot be both      ;;
;;      pre-decremented and post-incremented.      ;;
;;
;;      The functions below generate the next state for the memory and      ;;
;;      the register file given an instruction.  These are grouped      ;;
;;      together into an interpreter called SOFT.  SOFT executed one      ;;
;;      instruction per recursive call.      ;;
;;
;;      The next state for the register file (REG-FILE) is created by      ;;
;;      the composition of several functions.  Each function describes      ;;
;;      the state of the register file at some point through the execution      ;;
;;      of an instruction.  Below are described the operation of the      ;;
;;      functions that update the register file.  All of these functions      ;;
;;      return a complete register file, which they may or may not of      ;;
;;      updated.      ;;
;;
;;      reg-file-after-pc-increment --
;;          increments the PC (register 0)
;;
;;      reg-file-after-oprd-a-pre-decrement --
;;          performs a pre-decrement operation for operand A if required,
;;          and included is the reg-file-after-pc-increment operation
;;
;;      reg-file-after-oprd-b-pre-decrement --
;;          performs a pre-decrement operation for operand B if required,
;;          and included is the reg-file-after-oprd-a-pre-decrement
;;          operation
;;
;;      reg-file-after-alu-write --
;;          writes the output of the ALU to the reg-file if required,
;;          and included is the reg-file-after-oprd-b-pre-decrement
;;          operation
;;
;;      reg-file-after-oprd-a-post-increment --
;;          performs a post-increment operation for operand A if required,
;;          and included is the reg-file-after-alu-write operation
;;
;;      reg-file-after-oprd-b-post-increment --
;;          performs a post-increment operation for operand B if required,
;;          and included is the reg-file-after-oprd-a-post-increment
;;

```

```

;;          operation          ;;
;;          ;;
;;          The ALU requires three operands so its result can be calculated.  ;;
;;          The C-FLAG is readily available, but the A and B value for the   ;;
;;          ALU must be generated under instruction control. The A value is   ;;
;;          fetched either from the register file or the memory, but not until  ;;
;;          both the PC has been incremented and the operand A pre-decrement   ;;
;;          performed. The function A-VALUE-FOR-ALU-AFTER-OPRD-A-PRE-DECREMENT  ;;
;;          generates the appropriate value. The B value for the ALU is       ;;
;;          fetched from either the register file or memory, but not until the  ;;
;;          PC has been incremented and the possible operand A pre-decrement   ;;
;;          and operand B pre-decrement operations performed. The function      ;;
;;          B-VALUE-FOR-ALU-AFTER-OPRD-B-PRE-DECREMENT generates the correct    ;;
;;          operand B value.          ;;
;;          ;;
;;          ;;;;;;;;;;;;;;;;;;;;;;;;;;;
;

; This function increments the Program Counter (PC) by one. The PC is
; stored in register 0 in the register file.

```

DEFINITION:

reg-file-after-pc-increment (*reg-file*)
= update-nth (*t*, 0, *reg-file*, v-nat-inc (nth (0, *reg-file*)))

; This function extracts the current instruction from memory.

DEFINITION:

current-instruction (*reg-file*, *real-mem*) = v-nth (nth (0, *reg-file*), *real-mem*)

; The result of this function are the contents of the register file after
; the possible pre-decrement for operand A and the increment of PC.

DEFINITION:

reg-file-after-oprd-a-pre-decrement (*reg-file*, *real-mem*)
= update-v-nth (b-indirect-reg-a-dec (*current-instruction* (*reg-file*,
real-mem)),
bv-oprd-a (*current-instruction* (*reg-file*, *real-mem*)),
reg-file-after-pc-increment (*reg-file*),
v-nat-dec (v-nth (bv-oprd-a (*current-instruction* (*reg-file*,
real-mem)),
reg-file-after-pc-increment (*reg-file*))))

; The result of this function are the contents of the register file after
; the possible pre-decrement for operand B, the possible pre-decrement for
; operand A and the increment of PC.

DEFINITION:

reg-file-after-oprd-b-pre-decrement (*reg-file, real-mem*)
= update-v-nth (b-indirect-reg-b-dec (current-instruction (*reg-file, real-mem*)),
bv-oprd-b (current-instruction (*reg-file, real-mem*))),
reg-file-after-oprd-a-pre-decrement (*reg-file, real-mem*),
v-nat-dec (v-nth (bv-oprd-b (current-instruction (*reg-file, real-mem*)),
real-mem)),
reg-file-after-oprd-a-pre-decrement (*reg-file, real-mem*)))

; This function returns operand A for use in the ALU after the PC has been
; incremented and the possible operand A pre-decrement has occurred.

DEFINITION:

a-value-for-alu-after-oprd-a-pre-decrement (*reg-file, real-mem*)
= if b-direct-reg-a (current-instruction (*reg-file, real-mem*))
then v-nth (bv-oprd-a (current-instruction (*reg-file, real-mem*)),
reg-file-after-pc-increment (*reg-file*))
elseif b-indirect-reg-a-dec (current-instruction (*reg-file, real-mem*))
then v-nth (v-nat-dec (v-nth (bv-oprd-a (current-instruction (*reg-file, real-mem*)),
real-mem)),
reg-file-after-pc-increment (*reg-file*))),
real-mem)
else v-nth (v-nth (bv-oprd-a (current-instruction (*reg-file, real-mem*)),
real-mem)),
reg-file-after-pc-increment (*reg-file*)),
real-mem) endif

; This function returns operand B for use in the ALU after the PC has been
; incremented, the possible operand A pre-decrement has occurred, and the
; possible operand B pre-decrement has occurred.

DEFINITION:

b-value-for-alu-after-oprd-b-pre-decrement (*reg-file, real-mem*)
= if b-direct-reg-b (current-instruction (*reg-file, real-mem*))
then v-nth (bv-oprd-b (current-instruction (*reg-file, real-mem*)),
reg-file-after-oprd-a-pre-decrement (*reg-file, real-mem*))

```

elseif b-indirect-reg-b-dec (current-instruction (reg-file, real-mem))
then v-nth (v-nth (bv-oprd-b (current-instruction (reg-file,
                                                    real-mem)),
                           reg-file-after-oprd-a-pre-decrement (reg-file,
                                                    real-mem))),
                           real-mem)
else v-nth (v-nth (bv-oprd-b (current-instruction (reg-file,
                                                    real-mem)),
                           reg-file-after-oprd-a-pre-decrement (reg-file,
                                                    real-mem)),
                           real-mem) endif

; This function returns the result of the ALU on operand A, operand B, and
; the carry flag.

```

DEFINITION:

```

bv-alu-cv-results (reg-file, real-mem, c-flag)
= bv-alu-cv (a-value-for-alu-after-oprd-a-pre-decrement (reg-file,
                                                       real-mem),
              b-value-for-alu-after-oprd-b-pre-decrement (reg-file,
                                                       real-mem),
              c-flag,
              bv-alu-op-code (current-instruction (reg-file, real-mem)))

; This function returns the result of a possible storing of the ALU result
; into the register file. Note that this function takes into account the
; possible changes that may have been inflicted on the register file by some
; pre-decrement operations and the PC increment.

```

DEFINITION:

```

reg-file-after-alu-write (reg-file, real-mem, c-flag, v-flag, z-flag, n-flag)
= update-v-nth (b-store-alu-result-with-ifs (c-flag,
                                              v-flag,
                                              z-flag,
                                              n-flag,
                                              current-instruction (reg-file,
                                                               real-mem)))
    $\wedge$  b-direct-reg-b (current-instruction (reg-file,
                                             real-mem)),
   bv-oprd-b (current-instruction (reg-file, real-mem)),
   reg-file-after-oprd-b-pre-decrement (reg-file, real-mem),
   bv (bv-alu-cv-results (reg-file, real-mem, c-flag)))

```

; This function returns the result of a possible storing of the ALU result
; into the memory.

DEFINITION:

real-mem-after-alu-write (*reg-file*, *real-mem*, *c-flag*, *v-flag*, *z-flag*, *n-flag*)
= update-v-nth (b-store-alu-result-with-ifs (*c-flag*,
v-flag,
z-flag,
n-flag,
current-instruction (*reg-file*,
real-mem))
 \wedge (\neg b-direct-reg-b (current-instruction (*reg-file*,
real-mem))),
v-nth (bv-oprd-b (current-instruction (*reg-file*, *real-mem*)),
reg-file-after-oprd-b-pre-decrement (*reg-file*,
real-mem)),
real-mem,
bv (bv-alu-cv-results (*reg-file*, *real-mem*, *c-flag*)))

; This function returns the result of a possible post-increment of operand A
; after the possible storing of the ALU result, the pre-decrements of A and B,
; and the PC increment.

DEFINITION:

reg-file-after-oprd-a-post-increment (*reg-file*,
real-mem,
c-flag,
v-flag,
z-flag,
n-flag)
= update-v-nth (b-indirect-reg-a-inc (current-instruction (*reg-file*,
real-mem)),
bv-oprd-a (current-instruction (*reg-file*, *real-mem*)),
reg-file-after-alu-write (*reg-file*,
real-mem,
c-flag,
v-flag,
z-flag,
n-flag),
v-nat-inc (v-nth (bv-oprd-a (current-instruction (*reg-file*,
real-mem)),
reg-file-after-alu-write (*reg-file*,
real-mem,

```

        c-flag,
        v-flag,
        z-flag,
        n-flag)))))

; This function returns the result of a possible post-increment of operand B
; after the possible post-increment of A, the storing of the ALU result, etc.

```

DEFINITION:

```

reg-file-after-oprd-b-post-increment (reg-file,
                                      real-mem,
                                      c-flag,
                                      v-flag,
                                      z-flag,
                                      n-flag)

= update-v-nth (b-indirect-reg-b-inc (current-instruction (reg-file,
                                                               real-mem)),
                                         bv-oprd-b (current-instruction (reg-file, real-mem)),
                                         reg-file-after-oprd-a-post-increment (reg-file,
                                                               real-mem,
                                                               c-flag,
                                                               v-flag,
                                                               z-flag,
                                                               n-flag),
                                         v-nat-inc (v-nth (bv-oprd-b (current-instruction (reg-file,
                                                               real-mem)),
                                                               reg-file-after-oprd-a-post-increment (reg-file,
                                                               real-mem,
                                                               c-flag,
                                                               v-flag,
                                                               z-flag,
                                                               n-flag)))))

;;;;;;
;; Function SOFT is the programmer's interpreter for FM8501. ;;
;; This function completely defines the effect of all instructions ;;
;; on the programmer visable state. ;;
;;;;;;
; This function returns the result of executing n instructions, where
; n is the length of lst.

```

DEFINITION:

```
soft (reg-file, real-mem, c-flag, v-flag, z-flag, n-flag, lst)
= if lst  $\simeq$  nil then list (reg-file, real-mem, c-flag, v-flag, z-flag, n-flag)
   else soft (reg-file-after-oprd-b-post-increment (reg-file,
                                                real-mem,
                                                c-flag,
                                                v-flag,
                                                z-flag,
                                                n-flag),
              real-mem-after-alu-write (reg-file,
                                         real-mem,
                                         c-flag,
                                         v-flag,
                                         z-flag,
                                         n-flag),
              update-v (b-cc-set (current-instruction (reg-file,
                                                       real-mem)),
                         c-flag,
                         c (bv-alu-cv-results (reg-file, real-mem, c-flag))),
              update-v (b-cc-set (current-instruction (reg-file,
                                                       real-mem)),
                         v-flag,
                         v (bv-alu-cv-results (reg-file, real-mem, c-flag))),
              update-v (b-cc-set (current-instruction (reg-file,
                                                       real-mem)),
                         z-flag,
                         bv-to-nat (bv (bv-alu-cv-results (reg-file,
                                                       real-mem,
                                                       c-flag)))  $\simeq$  0),
              update-v (b-cc-set (current-instruction (reg-file,
                                                       real-mem)),
                         n-flag,
                         negativep (bv-to-tc (bv (bv-alu-cv-results (reg-file,
                                                       real-mem,
                                                       c-flag))))),
              cdr (lst)) endif

;;;;;;;;;;;;;;;;;;;;
;;
;;          Function SOFT-RESET specifies what the programmer sees after      ;;
;;          reset has occurred. Note that SOFT-RESET calls the function      ;;
;;          SOFT. After a reset, the software instruction interpreter is      ;;
;;
```

```

;;           is the function SOFT.          ;;
;;           ;;
;;:;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

DEFINITION:

```

soft-reset (reg-file, real-mem, c-flag, v-flag, z-flag, n-flag, oracle)
=  if oracle  $\simeq$  nil
   then list (reg-file, real-mem, c-flag, v-flag, z-flag, n-flag)
   else soft (update-nth (t, 0, reg-file, nat-to-bv (0, MACHINE-SIZE)),
              real-mem,
              c-flag,
              v-flag,
              z-flag,
              n-flag,
              cdr (oracle)) endif

```

```

;;:;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;           ;;
;;           This file contains the events leading up to and including      ;;
;;           the proof that an abstraction, containing the programmer          ;;
;;           visable registers, of BIG-MACHINE is equivalent to SOFT.        ;;
;;           This equivalence is the main result of this work; this result     ;;
;;           proves the correctness of a large piece of hardware with         ;;
;;           respect to a high-level description.                           ;;
;;           ;;
;;:;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

```

;;:;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;           ;;
;;           Help lemmas for proving the correctness of "soft-machine"       ;;
;;           ;;
;;:;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

```

THEOREM: a-reg-after-a-b-is-a-value-for-alu-after-oprd-a-pre-decrement

(ramp (*reg-file*, MACHINE-SIZE, 8)

\wedge ramp (*real-mem*, MACHINE-SIZE, exp (2, MACHINE-SIZE)))

\rightarrow (a-reg-after-a-b (*reg-file*, *real-mem*)

= a-value-for-alu-after-oprd-a-pre-decrement (*reg-file*, *real-mem*))

THEOREM: b-reg-after-a-b-is-b-value-for-alu-after-oprd-b-pre-decrement
 $(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{ ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE}))$)
 $\rightarrow (\text{b-reg-after-a-b}(\text{reg-file}, \text{real-mem})$
 $= \text{b-value-for-alu-after-oprd-b-pre-decrement}(\text{reg-file}, \text{real-mem}))$

THEOREM: hard-c-flag-is-soft-c-flag
 $(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{ ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE}))$)
 $\wedge \text{ boolep}(c\text{-flag})$
 $\rightarrow (\text{alu-c-flag}(\text{nth}(\text{bv-to-nat}(\text{nth}(0, \text{reg-file})), \text{real-mem}),$
 $\quad \text{a-value-for-alu-after-oprd-a-pre-decrement}(\text{reg-file},$
 $\quad \quad \text{real-mem}),$
 $\quad \text{b-value-for-alu-after-oprd-b-pre-decrement}(\text{reg-file},$
 $\quad \quad \text{real-mem}),$
 $\quad c\text{-flag})$
 $= \text{update-v}(\text{b-cc-set}(\text{current-instruction}(\text{reg-file}, \text{real-mem})),$
 $\quad c\text{-flag},$
 $\quad \text{c (bv-alu-cv-results}(\text{reg-file}, \text{real-mem}, c\text{-flag})))$)

THEOREM: hard-v-flag-is-soft-v-flag
 $(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{ ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE}))$)
 $\wedge \text{ boolep}(v\text{-flag})$
 $\rightarrow (\text{alu-v-flag}(\text{nth}(\text{bv-to-nat}(\text{nth}(0, \text{reg-file})), \text{real-mem}),$
 $\quad \text{a-value-for-alu-after-oprd-a-pre-decrement}(\text{reg-file},$
 $\quad \quad \text{real-mem}),$
 $\quad \text{b-value-for-alu-after-oprd-b-pre-decrement}(\text{reg-file},$
 $\quad \quad \text{real-mem}),$
 $\quad c\text{-flag},$
 $\quad v\text{-flag})$
 $= \text{update-v}(\text{b-cc-set}(\text{current-instruction}(\text{reg-file}, \text{real-mem})),$
 $\quad v\text{-flag},$
 $\quad \text{v (bv-alu-cv-results}(\text{reg-file}, \text{real-mem}, c\text{-flag})))$)

THEOREM: hard-z-flag-is-soft-z-flag
 $(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{ ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE}))$)
 $\wedge \text{ boolep}(z\text{-flag})$
 $\rightarrow (\text{alu-z-flag}(\text{nth}(\text{bv-to-nat}(\text{nth}(0, \text{reg-file})), \text{real-mem}),$
 $\quad \text{a-value-for-alu-after-oprd-a-pre-decrement}(\text{reg-file},$
 $\quad \quad \text{real-mem}),$
 $\quad \text{b-value-for-alu-after-oprd-b-pre-decrement}(\text{reg-file},$
 $\quad \quad \text{real-mem}),$
 $\quad c\text{-flag},$

$$\begin{aligned}
& z\text{-}flag) \\
= & \text{update-v (b-cc-set (current-instruction (reg-file, real-mem)),} \\
& z\text{-}flag, \\
& \text{bv-to-nat (bv (bv-alu-cv-results (reg-file,} \\
& \text{real-mem,} \\
& \text{c-flag)))} \simeq 0))
\end{aligned}$$

THEOREM: sizep-a-value-for-alu-after-oprd-a-pre-decrement
 $(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE}))$)
 $\rightarrow (\text{size}(\text{a-value-for-alu-after-oprd-a-pre-decrement}(\text{reg-file}, \text{real-mem}))$
 $= \text{MACHINE-SIZE})$

THEOREM: hard-n-flag-is-soft-n-flag
 $(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE}))$)
 $\wedge \text{boolp}(n\text{-}flag))$
 $\rightarrow (\text{alu-n-flag}(\text{nth}(\text{bv-to-nat}(\text{nth}(0, \text{reg-file})), \text{real-mem}),$
 $\text{a-value-for-alu-after-oprd-a-pre-decrement}(\text{reg-file},$
 $\text{real-mem}),$
 $\text{b-value-for-alu-after-oprd-b-pre-decrement}(\text{reg-file},$
 $\text{real-mem}),$
 $c\text{-}flag,$
 $n\text{-}flag)$
 $= \text{update-v (b-cc-set (current-instruction (reg-file, real-mem)),}$
 $n\text{-}flag,$
 $\text{negativep}(\text{bv-to-tc}(\text{bv}(\text{bv-alu-cv-results}(\text{reg-file},$
 real-mem,
 $c\text{-}flag))))))$

THEOREM: addr-out-after-a-b-is-v-nth-of-reg-file-after-oprd-b-pre-decrement
 $(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE}))$)
 $\rightarrow (\text{addr-out-after-a-b}(\text{reg-file}, \text{real-mem})$
 $= \text{v-nth}(\text{bv-oprd-b}(\text{current-instruction}(\text{reg-file}, \text{real-mem})),$
 $\text{reg-file-after-oprd-b-pre-decrement}(\text{reg-file}, \text{real-mem})))$

THEOREM: hard-real-mem-is-soft-real-mem
 $(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE}))$)
 $\rightarrow (\text{real-mem-thru-post-inc}(\text{nth}(\text{bv-to-nat}(\text{nth}(0, \text{reg-file})), \text{real-mem}),$
 $c\text{-}flag,$
 $v\text{-}flag,$
 $z\text{-}flag,$
 $n\text{-}flag,$

$$\begin{aligned}
& \text{nth}(\text{bv-to-nat}(\text{bv-oprd-b}(\text{current-instruction}(\text{reg-file}, \text{real-mem}))), \\
& \quad \text{reg-file-after-oprd-b-pre-decrement}(\text{reg-file}, \text{real-mem})), \\
& \quad \text{real-mem}, \\
& \quad \text{a-value-for-alu-after-oprd-a-pre-decrement}(\text{reg-file}, \text{real-mem}), \\
& \quad \text{b-value-for-alu-after-oprd-b-pre-decrement}(\text{reg-file}, \text{real-mem})) \\
= & \text{real-mem-after-alu-write}(\text{reg-file}, \\
& \quad \text{real-mem}, \\
& \quad \text{c-flag}, \\
& \quad \text{v-flag}, \\
& \quad \text{z-flag}, \\
& \quad \text{n-flag}))
\end{aligned}$$

THEOREM: reg-file-after-a-b-is-reg-file-after-oprd-b-pre-decrement
 $(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE})))$
 $\rightarrow (\text{reg-file-after-a-b}(\text{reg-file}, \text{real-mem}))$
 $= \text{reg-file-after-oprd-b-pre-decrement}(\text{reg-file}, \text{real-mem}))$

THEOREM: hard-reg-file-is-soft-reg-file
 $(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8)$
 $\wedge \text{ramp}(\text{real-mem}, \text{MACHINE-SIZE}, \exp(2, \text{MACHINE-SIZE})))$
 $\rightarrow (\text{reg-file-from-alu-thru-post-inc}(\text{nth}(\text{bv-to-nat}(\text{nth}(0, \text{reg-file})), \text{real-mem}),$
 $\quad \text{c-flag},$
 $\quad \text{v-flag},$
 $\quad \text{z-flag},$
 $\quad \text{n-flag},$
 $\quad \text{reg-file-after-oprd-b-pre-decrement}(\text{reg-file}, \text{real-mem})),$
 $\quad \text{a-value-for-alu-after-oprd-a-pre-decrement}(\text{reg-file}, \text{real-mem}),$
 $\quad \text{b-value-for-alu-after-oprd-b-pre-decrement}(\text{reg-file}, \text{real-mem}))$
 $= \text{reg-file-after-oprd-b-post-increment}(\text{reg-file},$
 $\quad \text{real-mem},$
 $\quad \text{c-flag},$
 $\quad \text{v-flag},$
 $\quad \text{z-flag},$
 $\quad \text{n-flag}))$

;;;;;;;;;;;;;;;

```

;;
;; Oracle generation function for BIG-MACHINE given the oracle
;; for SOFT. The SOFT machine oracle is a list, each element of
;; the list contains four arbitrary values. These values are "fixed"
;; into numbers and used to construct a BIG-MACHINE oracle. These
;; four-tuples describe the possible delay when BIG-MACHINE accesses
;; memory. The values are the number of waits to be inserted in
;; memory accesses. The four-tuples meaning is as follows:
;;
;; (ir-wait fetch-oprd-a-wait fetch-oprd-b-wait store-oprd-b-wait)
;;
;; ir-wait -- number of wait states for fetching an instruction
;; fetch-oprd-a-wait -- number of wait states for fetching OPERAND-A
;; fetch-oprd-b-wait -- number of wait states for fetching OPERAND-B
;; store-oprd-b-wait -- number of wait states for storing OPERAND-B
;;
;::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::;;

```

DEFINITION:

```

oracle(reg-file, real-mem, c-flag, v-flag, z-flag, n-flag, lst)
= if lst  $\simeq$  nil then nil
  else append(state-1-to-1-oracle(reg-file,
                                  real-mem,
                                  c-flag,
                                  v-flag,
                                  z-flag,
                                  n-flag,
                                  car(car(lst)),
                                  cadr(car(lst)),
                                  caddr(car(lst)),
                                  cadddr(car(lst))),
              oracle(reg-file-after-oprd-b-post-increment(reg-file,
                                                       real-mem,
                                                       c-flag,
                                                       v-flag,
                                                       z-flag,
                                                       n-flag),
              real-mem-after-alu-write(reg-file,
                                      real-mem,
                                      c-flag,
                                      v-flag,
                                      z-flag,

```

```

    n-flag),
update-v (b-cc-set (current-instruction (reg-file,
                                         real-mem)),
            c-flag,
            c (bv-alu-cv-results (reg-file,
                                   real-mem,
                                   c-flag))),
update-v (b-cc-set (current-instruction (reg-file,
                                         real-mem)),
            v-flag,
            v (bv-alu-cv-results (reg-file,
                                   real-mem,
                                   c-flag))),
update-v (b-cc-set (current-instruction (reg-file,
                                         real-mem)),
            z-flag,
            bv-to-nat (bv (bv-alu-cv-results (reg-file,
                                              real-mem,
                                              c-flag)))  $\simeq 0$ ),
update-v (b-cc-set (current-instruction (reg-file,
                                         real-mem)),
            n-flag,
            negativep (bv-to-tc (bv (bv-alu-cv-results (reg-file,
                                              real-mem,
                                              c-flag))))),
cdr (lst)) endif

```

DEFINITION:

```

big-machine-induction (no-store,
                      data-out,
                      reg-file,
                      addr-out,
                      c-flag,
                      v-flag,
                      z-flag,
                      n-flag,
                      a-reg,
                      b-reg,
                      i-reg,
                      visual-mem,
                      real-mem,
                      watch-dog,
                      lst)
=  if lst  $\simeq$  nil then t

```

```

else big-machine-induction ( $\neg$  b-store-alu-result ( $c\text{-}flag$ ,
 $v\text{-}flag$ ,
 $z\text{-}flag$ ,
 $n\text{-}flag$ ,
v-nth (nth (0,
 $reg\text{-}file$ ),
 $real\text{-}mem$ )),
bv (bv-alu-cv (a-reg-after-a-b ( $reg\text{-}file$ ,
 $real\text{-}mem$ ),
b-reg-after-a-b ( $reg\text{-}file$ ,
 $real\text{-}mem$ ),
 $c\text{-}flag$ ,
bv-alu-op-code (v-nth (nth (0,
 $reg\text{-}file$ ),
 $real\text{-}mem$ ))),
reg-file-from-alu-thru-post-inc (v-nth (nth (0,
 $reg\text{-}file$ ),
 $real\text{-}mem$ ),
 $c\text{-}flag$ ,
 $v\text{-}flag$ ,
 $z\text{-}flag$ ,
 $n\text{-}flag$ ,
reg-file-after-a-b ( $reg\text{-}file$ ,
 $real\text{-}mem$ ),
a-reg-after-a-b ( $reg\text{-}file$ ,
 $real\text{-}mem$ ),
b-reg-after-a-b ( $reg\text{-}file$ ,
 $real\text{-}mem$ )),
addr-out-after-a-b ( $reg\text{-}file$ ,  $real\text{-}mem$ ),
alu-c-flag (v-nth (nth (0,  $reg\text{-}file$ ),
 $real\text{-}mem$ )),
a-reg-after-a-b ( $reg\text{-}file$ ,
 $real\text{-}mem$ ),
b-reg-after-a-b ( $reg\text{-}file$ ,
 $real\text{-}mem$ ),
 $c\text{-}flag$ ),
alu-v-flag (v-nth (nth (0,  $reg\text{-}file$ ),
 $real\text{-}mem$ )),
a-reg-after-a-b ( $reg\text{-}file$ ,
 $real\text{-}mem$ ),
b-reg-after-a-b ( $reg\text{-}file$ ,
 $real\text{-}mem$ ),
 $c\text{-}flag$ ,
 $v\text{-}flag$ ),

```



```

real-mem)))),
addr-out-after-a-b (reg-file,
real-mem)),
cdr (lst)) endif

; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
;; Abstraction for looking at certian registers in BIG-MACHINE. ;
;; Specifically, the definition below allows us to view the registers ;
;; REG-FILE, REAL-MEM, C-FLAG, V-FLAG, Z-FLAG, and N-FLAG, which ;
;; are the registers used in SOFT machine. ;
;;
; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;

```

DEFINITION:

```

abstract (m)
= list (cadddddrr (m),
       cadddddrr (m),
       cadddddrr (m),
       cadddddrr (m),
       cadddddrr (m))
       cadddddrr (m))

; n-flag

```

THEOREM: abstract-list

```

(abstract (list (mar,
                 read,
                 write,
                 dtack,
                 reset,
                 no-store,
                 data-out,
                 reg-file,
                 addr-out,
                 c-flag,
                 v-flag,
                 z-flag,
                 n-flag,
                 a-reg,
                 b-reg,
                 i-reg,

```

```

visual-mem,
real-mem,
watch-dog))
= list (reg-file, real-mem, c-flag, v-flag, z-flag, n-flag))
= t

;;;;;;;;;;;;
;;
;;      The following lemmas ensure SOFT machine does not change the
;;      size of any registers.
;;

```

THEOREM: ramp-reg-file-after-oprd-a-pre-decrement

```
(( $m = \text{MACHINE-SIZE}$ )
 $\wedge$  ramp (reg-file, MACHINE-SIZE, 8)
 $\wedge$  ramp (real-mem, MACHINE-SIZE, exp (2, MACHINE-SIZE)))
 $\rightarrow$  (every-member-sizep (reg-file-after-oprd-a-pre-decrement (reg-file,
 $real-mem$ ),
 $m$ )
 $\wedge$  (length (reg-file-after-oprd-a-pre-decrement (reg-file, real-mem))
 $=$  8))
```

THEOREM: ramp-reg-file-after-oprd-b-pre-decrement

```
((m = MACHINE-SIZE)
  ∧ ramp (reg-file, MACHINE-SIZE, 8)
  ∧ ramp (real-mem, MACHINE-SIZE, exp (2, MACHINE-SIZE)))
→ (every-member-sizep (reg-file-after-oprd-b-pre-decrement (reg-file,
                                                               real-mem),
                         m)
  ∧ (length (reg-file-after-oprd-b-pre-decrement (reg-file, real-mem))
            = 8))
```

THEOREM: size-bv-alu-cv-results

$$\begin{aligned} \text{size} &(\text{bv-alu-cv-results}(\text{reg-file}, \text{real-mem}, \text{c-flag})) \\ &= \text{size}(\text{a-value-for-alu-after-oprd-a-pre-decrement}(\text{reg-file}, \text{real-mem})) \end{aligned}$$

THEOREM: ramp-reg-file-after-oprd-b-post-increment

$c\text{-}flag,$
 $v\text{-}flag,$
 $z\text{-}flag,$
 $n\text{-}flag),$
 $m,$
 $8)$

THEOREM: sizep-b-value-for-alu-after-oprd-b-pre-decrement
 $(ramp (reg\text{-}file, \text{MACHINE-SIZE}, 8)$
 $\wedge \ ramp (real\text{-}mem, \text{MACHINE-SIZE}, \exp (2, \text{MACHINE-SIZE})))$
 $\rightarrow (\text{size} (\text{b-value-for-alu-after-oprd-b-pre-decrement} (reg\text{-}file, real\text{-}mem))$
 $= \text{MACHINE-SIZE})$

THEOREM: ramp-real-mem-after-alu-write
 $((m = \text{MACHINE-SIZE})$
 $\wedge (x = \exp (2, \text{MACHINE-SIZE}))$
 $\wedge \ ramp (reg\text{-}file, \text{MACHINE-SIZE}, 8)$
 $\wedge \ ramp (real\text{-}mem, \text{MACHINE-SIZE}, \exp (2, \text{MACHINE-SIZE})))$
 $\rightarrow \ ramp (\text{real-mem-after-alu-write} (reg\text{-}file,$
 $real\text{-}mem,$
 $c\text{-}flag,$
 $v\text{-}flag,$
 $z\text{-}flag,$
 $n\text{-}flag),$
 $m,$
 $x)$

THEOREM: size-nth
 $(ramp (lst, 16, n) \wedge (i < n)) \rightarrow (\text{size} (\text{nth} (i, lst)) = 16)$

```

;;;;;;;;;;;;
;;
;;      The proof of equivalence between the hardware definition of      ;;
;;      FM8501 and the software definition of FM8501. This lemma proves      ;;
;;      that BIG-MACHINE executes instructions in the same way as the      ;;
;;      interpreter SOFT.                                              ;;
;;
;;;;;;;;;;

```

THEOREM: big-machine-is-soft-machine
 $((mar1 = \text{nat-to-bv} (1, \text{NXSZ}))$
 $\wedge \ \text{standard-hyps} (mar1,$
 $f,$

```

f,
f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem))
→ abstract (big-machine (mar1,
f,
f,
f,
f,
no-store,
data-out,
reg-file,
addr-out,
c-flag,
v-flag,
z-flag,
n-flag,
a-reg,
b-reg,
i-reg,
visual-mem,
real-mem,
watch-dog,
oracle (reg-file,
real-mem,
c-flag,
v-flag,
z-flag,
n-flag,
lst)))
= soft (reg-file, real-mem, c-flag, v-flag, z-flag, n-flag, lst))

```

```
;;;;;;;;;;;;;;;;
;;
;;          The following events are concerning with the programmer's view      ;;
;;          of FM8501 during a reset operation.                                ;;
;;
;;;;
;;;;;
```

DEFINITION:

$\text{oracle-reset}(\text{reg-file}, \text{real-mem}, \text{c-flag}, \text{v-flag}, \text{z-flag}, \text{n-flag}, \text{lst})$
 $= \text{if } \text{lst} \simeq \text{nil} \text{ then nil}$
 $\quad \text{else append(state-0-to-0-wait-to-1-oracle}(\text{car}(\text{car}(\text{lst}))),$
 $\quad \quad \text{oracle(update-nth}(\text{t},$
 $\quad \quad \quad 0,$
 $\quad \quad \quad \text{reg-file},$
 $\quad \quad \quad \text{nat-to-bv}(0, \text{MACHINE-SIZE})),$
 $\quad \quad \quad \text{real-mem},$
 $\quad \quad \quad \text{c-flag},$
 $\quad \quad \quad \text{v-flag},$
 $\quad \quad \quad \text{z-flag},$
 $\quad \quad \quad \text{n-flag},$
 $\quad \quad \quad \text{cdr}(\text{lst})) \text{ endif}$

THEOREM: ramp-reg-file-after-reset

$(\text{ramp}(\text{reg-file}, \text{MACHINE-SIZE}, 8) \wedge (m = \text{MACHINE-SIZE}))$
 $\rightarrow \text{ramp}(\text{update-nth}(\text{t}, 0, \text{reg-file}, \text{nat-to-bv}(0, m)), m, 8)$

THEOREM: sizep-trunc-at-machine-size

$(m = \text{MACHINE-SIZE}) \rightarrow \text{sizep}(\text{trunc}(x, m), m)$

; Proof that resetting FM8501 sets register 0 to zero.

THEOREM: soft-reset-works

$((\text{mar0} = \text{nat-to-bv}(0, \text{NXSZ}))$
 $\wedge \text{standard-hyps}(\text{mar0},$
 $\quad \text{f},$
 $\quad \text{f},$
 $\quad \text{dtack},$
 $\quad \text{t},$
 $\quad \text{no-store},$
 $\quad \text{data-out},$
 $\quad \text{reg-file},$
 $\quad \text{addr-out},$

EVENT: Disable bv-alu-cv-results.

THEOREM: bit-vector-interpretation-of-z-flag
(bv-to-nat (bv (bv-alu-cv-results (*reg-file*, *real-mem*, *c-flag*))) \simeq 0)
= v-zerop (bv (bv-alu-cv-results (*reg-file*, *real-mem*, *c-flag*)))

THEOREM: integer-interpretation-of-z-flag
(bv-to-nat (bv (bv-alu-cv-results (*reg-file*, *real-mem*, *c-flag*))) \simeq 0)
= (0 = bv-to-tc (bv (bv-alu-cv-results (*reg-file*, *real-mem*, *c-flag*))))

THEOREM: bit-vector-interpretation-of-n-flag
negativep (bv-to-tc (bv (bv-alu-cv-results (*reg-file*, *real-mem*, *c-flag*))))
= bitn (bv (bv-alu-cv-results (*reg-file*, *real-mem*, *c-flag*)),
size (bv (bv-alu-cv-results (*reg-file*, *real-mem*, *c-flag*))))

Index

- a-b-oracle, 142, 143, 148
- a-reg, 65, 69, 72
- a-reg-after-a-b, 141, 143, 148–151, 159, 165, 166
- a-reg-after-a-b-is-a-value-for-alu-after-oprd-a-pre-decrement, 159
- a-value-for-alu-after-oprd-a-pre-decrement, 154, 155, 159–162, 168
- abstract, 167, 168, 170, 172
- abstract-list, 167
- add, 12, 13, 16, 20–22, 24–27, 42–46
- add-0, 25
- add-1-1, 25
- add-with-carry-of-negatives-is-negative, 12
- add-with-carry-of-non-negatives-is-non-negative, 13
- add1-difference-sub1, 30
- addr-out, 62, 69, 72
- addr-out-1, 66, 67
- addr-out-after-a-b, 140, 143, 148, 150, 151, 161, 165–167
- addr-out-after-a-b-is-v-nth-of-reg-file-after-oprd-b-pre-decrement, 161
- all-onesp, 10, 15
- all-onesp-of-compl, 15
- all-zeroesp, 10
- alu-c-flag, 120, 121, 130–132, 135, 147, 150, 160, 165
- alu-correct-twos-complement, 44
- alu-n-flag, 120, 121, 130–132, 135, 147, 150, 161, 166
- alu-oracle, 133, 134, 145
- alu-post-inc-oracle, 145, 146, 148
- alu-v-flag, 120, 121, 130–132, 135, 147, 150, 160, 165
- alu-z-flag, 120, 121, 130–132, 135, 147, 150, 161, 166
- append, 47
- assoc-of-append, 47
- associativity-of-add, 12
- associativity-of-plus, 2
- associativity-of-times, 3
- b-and, 8, 11, 17, 18, 50, 52, 53, 59–64
- b-bv-nzerop, 49
- b-bv-zerop, 49, 64, 120
- b-bv-zerop-equal-v-zerop, 49
- b-cc-set, 52, 63, 64, 120, 158, 160, 161, 164
- b-direct-reg-a, 52, 59, 65, 95–101, 103–106, 141, 154
- b-direct-reg-b, 52, 59, 61, 65, 108–112, 114–119, 122–126, 128–130, 132–135, 141–143, 145, 154–156
- b-dout-incdec, 55, 62
- b-en-no-store, 55, 59
- b-equiv, 8, 18, 50
- b-force-inc, 55, 61, 62
- b-if, 30, 31, 58, 59, 61, 62
- b-if-works, 58
- b-indirect-reg-a, 52
- b-indirect-reg-a-dec, 52, 61, 62, 93, 94, 153, 154
- b-indirect-reg-a-inc, 52, 61, 62, 136, 138, 144, 156
- b-indirect-reg-b, 52
- b-indirect-reg-b-dec, 52, 61, 62, 107, 154, 155
- b-indirect-reg-b-inc, 52, 62, 138, 144, 157
- b-ir-mem-ref, 55, 59, 60
- b-move-op, 52, 53
- b-nand, 7, 30
- b-nor, 8, 52
- b-not, 7, 11, 22, 25, 30, 49, 52, 53, 59–61

b-oprd-mem-ref, 59, 60
 b-oprd-mem-ref-ifs, 59
 b-oprd-mem-ref-with-ifs, 59
 b-oprda-oprdb, 55, 59, 61, 62
 b-or, 8, 11, 18, 49, 53, 59–62
 b-pc-regnum, 55, 59, 61
 b-postinc, 55, 61
 b-predec, 55, 61, 62
 b-rd, 56, 60
 b-reg, 65, 69, 72
 b-reg-after-a-b, 141, 143, 149–151,
 160, 165, 166
 b-reg-after-a-b-is-b-value-for-
 alu-after-oprd-b-pre-decrement,
 160
 b-seq, 56, 59
 b-store-alu-result, 53, 54, 60, 121,
 129–135, 143, 145, 146, 149,
 165
 b-store-alu-result-ifs, 54
 b-store-alu-result-with-ifs, 53, 54, 60,
 155, 156
 b-value-for-alu-after-oprd-b-pre-
 -decrement, 154, 155, 160–162,
 169
 b-we-a-reg, 56, 65
 b-we-addr-out, 56, 62
 b-we-alu-result, 56, 60, 61, 63, 64
 b-we-b-reg, 56, 65
 b-we-ir, 56, 65
 b-wr, 56, 60, 61
 b-xor, 8, 12, 17, 18
 big-machine, 67–71, 73–75, 77–82,
 84–92, 94, 96–104, 106, 108–
 117, 119, 121–129, 131, 132,
 134, 136, 137, 139, 143, 146,
 149, 170, 172
 big-machine-append, 73
 big-machine-induction, 164, 167
 big-machine-is-soft-machine, 169
 bit, 8–12, 14, 17, 18, 28, 30, 39, 49,
 50
 bit-interpretation-of-even-and-
 odd, 39
 bit-vector-interpretation-of-n-
 flag, 173
 bit-vector-interpretation-of-z-
 flag, 173
 bitn, 9, 14–18, 24, 28, 29, 33–39, 50,
 52, 53, 55, 56, 64, 120, 173
 bitn-compl, 24
 bitn-equiv-lessp, 38
 bitn-implies-compl-not-all-onesp, 15
 bitn-means-negativep, 16
 bitn-on-implies-non-0, 17
 bitn-v-append, 29
 bitv, 8–12, 14, 17, 18, 28, 30–32, 37,
 39, 52, 54, 56
 bitvp, 8–11, 14, 15, 17–21, 23–32,
 35, 37–44, 49, 50, 58, 75,
 76
 bitvp-v-append, 29
 boole, 8, 18–27, 37, 38, 40, 44, 57,
 58, 120, 121, 129–134, 145,
 146, 148, 160, 161
 boole-alu-c-flag, 120
 boole-alu-n-flag, 120
 boole-alu-v-flag, 120
 boole-alu-z-flag, 120
 boole-b-not, 25
 boole-bit, 8
 btm, 8–12, 14, 15, 17, 18, 20–22, 24–
 32, 37, 39, 42–44, 49, 50,
 52, 54, 56, 76
 btomp, 9, 10
 bv, 31, 38–41, 44–47, 61, 64, 120,
 121, 129–135, 143, 145–147,
 150, 151, 155, 156, 158, 161,
 164, 165, 167, 168, 173
 bv-adder, 17, 18, 20, 37
 bv-adder-as-shifter, 37
 bv-adder-carry-out, 18, 19, 22, 34–
 39
 bv-adder-carry-out-used-as-asl, 38
 bv-adder-non-btm, 18
 bv-adder-output, 18–22, 34, 36, 37,
 39, 42, 62, 75
 bv-adder-output-used-as-asl, 37

bv-adder-overflowp, 18, 22, 34–37,
 43
 bv-alu-cv, 33, 35, 38–41, 44–47, 61,
 63, 64, 120, 121, 129–135,
 143, 145–147, 150, 151, 155,
 165, 167
 bv-alu-cv-correct-boolean, 38
 bv-alu-cv-correct-natural-numbe
 r, 40
 bv-alu-cv-results, 155, 156, 158, 160,
 161, 164, 168, 173
 bv-alu-cv-with-ifs, 35
 bv-alu-op-code, 53, 61, 63, 64, 120,
 121, 129–135, 143, 145–147,
 150, 151, 155, 165, 167
 bv-and, 11, 33, 35
 bv-and-is-v-and, 35
 bv-append, 28
 bv-asr, 28, 30, 33, 36, 42
 bv-asr-divides-by-two, 30
 bv-asr-divides-by-two-bridge, 42
 bv-cv, 30, 31, 33–38, 40
 bv-cv-if, 31, 33–35
 bv-cv-if-reduce, 35
 bv-cv-if-works, 31
 bv-cvp, 31
 bv-decrementer-truncates-to-mac
 hine-size, 75
 hine-size-help, 75
 bv-equal, 50, 53
 bv-equal-is-equal, 50
 bv-if, 30, 31, 53, 59, 62, 65
 bv-if-works, 30
 bv-incremente-truncates-to-mac
 hine-size, 75
 bv-lsr, 28, 33, 36
 bv-lsr-divides-by-two-lemma, 29
 bv-next, 56, 59
 bv-not, 11, 22, 33, 35
 bv-not-is-compl, 22
 bv-op-code, 52–54
 bv-oprd-a, 52, 59, 93, 94, 97, 103,
 106, 137, 138, 141, 144, 153,
 154, 156
 bv-oprd-b, 52, 59, 93, 107, 110, 116,
 119, 123, 129, 134, 138, 141,
 143, 144, 154–157, 161, 162
 bv-or, 11, 33, 35
 bv-or-is-v-or, 35
 bv-reg-select, 59, 62, 65, 93
 bv-reg-select-ifs, 59
 bv-reg-select-with-ifs, 59
 bv-ror, 29, 33, 36
 bv-subtracter-carry-out, 22, 24, 33,
 34, 36
 bv-subtracter-output, 22, 23, 25, 26,
 33, 34, 36, 42, 43, 62, 75
 bv-subtracter-overflowp, 22, 27, 33,
 34, 36, 43
 bv-to-nat, 14–20, 22–24, 29, 37–41,
 47–49, 75, 88, 158, 160–162,
 164, 173
 bv-to-nat-of-bv-adder, 18
 bv-to-nat-of-compl, 15
 bv-to-nat-of-incr, 15
 bv-to-nat-of-trunc, 15
 bv-to-nat-of-twos-compl, 29
 bv-to-nat-to-bv, 16
 bv-to-nat-to-tc, 16
 bv-to-nat-to-tc-lemma1, 15
 bv-to-nat-to-tc-lemma2, 15
 bv-to-nat-v-append, 29
 bv-to-tc, 14–17, 20–22, 24–27, 30,
 41–46, 49, 50, 158, 161, 164,
 173
 bv-to-tc-compl-0, 25
 bv-to-tc-to-bv, 17
 bv-to-tc-to-bv-of-zero-is-zero, 42
 bv-to-tc-to-nat, 17
 bv-xor, 11, 12, 33, 35
 bv-xor-is-v-xor, 35
 c, 31, 38–41, 63, 120, 158, 160, 164
 c-flag, 63, 69
 c-flag-ifs, 63
 c-flag-with-ifs, 63, 72
 car-if, 140

carry, 9, 12, 13, 16, 18–27, 37, 40,
 41, 44–46
 cdr-if, 140
 commutativity-of-add, 12
 commutativity-of-plus, 2
 commutativity-of-times, 3
 commutativity2-of-add, 12
 commutativity2-of-plus, 2
 commutativity2-of-times, 3
 compl, 9, 10, 14, 15, 17, 22, 24, 25,
 29, 35, 41
 compl-not-btm, 25
 current-instruction, 153–158, 160–162,
 164
 data-out, 61, 68
 data-out-ifs, 61
 data-out-with-ifs, 61, 72
 default-visual-mem-value, 66, 79–81,
 83, 85–88, 95–100, 103, 106,
 108–113, 117, 119, 121, 123–
 128, 130, 131, 133, 135, 137–
 139, 142, 147, 150, 166
 difference-2, 4
 difference-2x-x, 29
 difference-add1, 5
 difference-crock1, 4
 difference-difference, 5
 difference-elim, 4
 difference-plus, 4
 difference-plus-cancellation, 4
 difference-x-x, 4
 difference-x-x-1, 29
 distributivity-of-times-over-pl
 us, 2
 dtack, 60, 68, 69, 71–73
 dtack-1-oracle, 66, 67
 dtack-after-a-b, 142, 143
 embed-in-nat-to-bv, 17
 embed-in-tc-to-bv, 17
 equal-bools, 3
 equal-difference-0, 24
 equal-lessp-hack, 23
 equal-times-0, 3
 every-member-sizep, 51, 58, 76, 93,
 94, 105, 107, 168
 every-member-sizep-implies-bitvp, 58
 -machine-size, 58
 every-member-sizep-implies-size
 -nth, 51
 -nth-0, 51
 -nth-machine-size, 51
 every-member-sizep-update-nth, 93
 every-member-sizep-update-nth-m
 achine-size, 105
 exp, 3, 4, 6, 12–16, 19–27, 29, 37–47,
 57, 58, 88–90, 92, 105, 118,
 142, 148, 159–162, 168, 169
 exp-2-never-0, 4
 exp-by-0, 4
 exp-of-0, 4
 exp-of-1, 4
 exp-plus, 3
 exp-times, 4
 fetch-ir-oracle, 91, 92, 142
 fetch-oprd-a-addr-out, 94, 95, 103,
 104, 106, 141
 fetch-oprd-a-oracle, 105, 106, 142
 fetch-oprd-a-reg-file, 93–95, 103, 106,
 140–142
 fetch-oprd-b-addr-out, 107, 108, 116,
 117, 119, 141, 142
 fetch-oprd-b-oracle, 118, 119, 142
 fetch-oprd-b-reg-file, 107, 108, 116,
 119, 140, 141
 fix-bool, 47, 60, 78, 79, 81
 fix-bv, 8, 10, 16, 17
 hard-c-flag-is-soft-c-flag, 160
 hard-n-flag-is-soft-n-flag, 161
 hard-real-mem-is-soft-real-mem, 161
 hard-reg-file-is-soft-reg-file, 162
 hard-v-flag-is-soft-v-flag, 160
 hard-z-flag-is-soft-z-flag, 160
 i-reg, 65, 69

i-reg-ifs, 65
 i-reg-with-ifs, 65, 72
 incr, 9, 10, 14, 15, 17, 29, 41
 incr-compl-nat-to-bv-0, 17
 incr-f-noop, 10
 integer-interpretation-of-z-fla
 g, 173
 length, 47, 48, 51, 58, 76, 94, 107,
 151, 168
 length-0, 47
 length-update-nth, 48
 length-update-v-nth, 48
 lessp-crock1, 3
 lessp-difference, 5
 lessp-remainder, 5
 lessp-times, 3
 list-of-n-plus-1-dtack-off-reset
 -on, 78, 80, 81
 list-of-n-plus-1-dtack-reset-of
 f, 86, 88, 92, 100, 105, 113, 118,
 127, 132, 133
 listp-reg-file, 76
 listp-update-nth, 48
 listp-update-v-nth, 49
 lower-bound-on-negative-bv-to-n
 at, 15
 machine-size, 50, 51, 57, 58, 62, 64,
 66, 75, 76, 78–81, 83, 84,
 87–90, 92, 94–96, 99–102,
 104, 105, 107–109, 112, 114–
 118, 120–122, 126, 127, 129,
 130, 132, 134, 136–138, 142,
 146, 148, 159–162, 168, 169,
 171
 make-micro-rom, 54, 55
 make-micro-word, 54
 mar, 59, 68, 71, 76
 mar-on-reset, 76
 mem-store-flag, 133–135, 145
 micro-rom, 55, 59–65
 micro-store, 54, 55, 57
 mod2, 29, 30, 42, 44
 n-flag, 64, 69
 n-flag-equals-negativep, 50
 n-flag-ifs, 64
 n-flag-with-ifs, 64, 72
 nat-bv-adder-output-seen-as-bit
 -vector, 19
 nat-bv-subtracter-output-seen-a
 s-bit-vector, 23
 nat-interpretation-of-bv-adder-
 carry-out, 19
 output, 19
 nat-interpretation-of-bv-subtra
 cter-carry-out, 24
 cter-output, 23
 nat-interpretation-of-inc-bit-ve
 ctor, 39
 nat-interpretation-of-inc-carry
 -out, 39
 nat-of-zero-is-tc-of-zero, 42
 nat-to-bv, 14, 16, 17, 19, 23, 29, 34–
 48, 53, 54, 59, 62, 75–92,
 94–132, 134, 136–139, 142,
 143, 146, 149, 159, 169, 171
 nat-to-bv-ignores-remainder, 37
 nat-to-bv-of-2i, 37
 nat-to-bv-to-nat, 16
 nat-to-bv-to-nat-hidden-to-acco
 modate-hands-off, 39
 nat-to-bv-to-nat-wrong-size, 37
 nat-to-tc, 14, 16, 20
 no-store, 60, 61, 68
 no-store-ifs, 61
 no-store-with-ifs, 60, 61, 72
 nth, 48, 51, 58, 78, 84, 92, 93, 140–
 143, 148–151, 153, 160–162,
 165, 166, 169
 nth-update-nth, 151
 nxsz, 50, 54, 56, 57, 59, 76–92, 94–
 132, 134, 136–139, 142, 143,
 146, 149, 169, 171
 open-big-machine-on-listp, 71
 open-big-machine-on-nlistp, 70
 opposite-signs-implies-tc-in-ra

ngep, 13
 ngep-commuted, 13
 oracle, 163, 164, 170, 171
 oracle-reset, 171, 172
 overflow-lemma1, 13
 overflow-lemma2, 13
 pathological-difference, 4
 plus-1, 2
 plus-add1, 2
 plus-cancellation, 2
 plus-equal-0, 2
 plus-right-id, 2
 plus-to-add, 16
 properp, 47
 quotient-2i-by-2, 7
 quotient-add1-times, 6
 quotient-crock1, 30
 quotient-crock2, 30
 quotient-plus-times, 6
 quotient-plus-times-commuted, 6
 quotient-times, 6
 ramp, 51, 57, 58, 84, 88–90, 92, 94–96, 100–102, 104, 105, 107–109, 114–118, 122, 129, 134, 136–138, 142, 145, 146, 148, 159–162, 168, 169, 171
 ramp-fetch-oprd-a-reg-file, 94
 ramp-fetch-oprd-a-reg-file-2, 94
 ramp-fetch-oprd-b-reg-file, 107
 ramp-fetch-oprd-b-reg-file-2, 107
 ramp-if, 145
 ramp-real-mem-after-alu-write, 169
 ramp-reg-file-after-a-b, 148
 ramp-reg-file-after-oprd-a-pre-decrement, 168
 ramp-reg-file-after-oprd-b-post-increment, 168
 ramp-reg-file-after-oprd-b-pre-decrement, 168
 ramp-reg-file-after-reset, 171
 ramp-update-nth, 145
 read, 60, 68, 71
 read-1, 66, 67
 real-mem, 66, 67, 69, 73
 real-mem-after-alu-write, 156, 158, 162, 164, 169
 real-mem-thru-post-inc, 145, 147, 151, 162, 166
 reg-file, 61, 69, 72, 76
 reg-file-after-a-b, 140, 143, 148, 150, 162, 165
 reg-file-after-a-b-is-reg-file-after-oprd-b-pre-decrement, 162
 reg-file-after-alu-write, 155–157
 reg-file-after-oprd-a-post-increment, 156, 157
 reg-file-after-oprd-a-pre-decrement, 153–155, 168
 reg-file-after-oprd-b-post-increment, 157, 158, 162, 163, 169
 reg-file-after-oprd-b-pre-decrement, 154–156, 161, 162, 168
 reg-file-after-pc-increment, 153, 154
 reg-file-alu, 143–145
 reg-file-from-alu-thru-post-inc, 144, 147, 150, 162, 165
 reg-file-on-reset, 76
 reg-file-post-inc, 138, 139
 remainder-2i-by-2, 7
 remainder-add1-times, 6
 remainder-by-1, 5
 remainder-by-nonnumber, 5
 remainder-crock1, 6
 remainder-crock2, 6
 remainder-crock3, 7
 remainder-crock4, 7
 remainder-of-0, 7
 remainder-of-1, 6
 remainder-plus, 5
 remainder-plus-times, 5
 remainder-plus-times-commuted, 5
 remainder-quotient, 5
 remainder-quotient-elim, 5
 remainder-times, 5
 remainder-x-x, 5

reset, 60, 68, 69, 71–73
 reset-to-state-0, 77
 right-bv-next-size, 56
 romp, 51, 57

 size, 9, 10, 14–48, 50, 51, 56, 58, 75, 76, 88, 93, 94, 105, 107, 148, 161, 168, 169, 173
 size-0, 10
 size-bv-adder-output, 18
 size-bv-alu-cv-results, 168
 size-bv-bv-alu-cv, 47
 size-bv-bv-cv-if, 31
 size-bv-next-micro-rom-lemma, 56
 size-bv-oprd-a, 93
 size-bv-oprd-b, 93
 size-bv-reg-select, 93
 size-bv-subtracter-output, 23
 size-nth, 169
 size-of-bv-adder, 18
 size-of-compl, 10
 size-of-incr, 10
 size-of-nat-to-bv, 14
 size-of-tc-to-bv, 15
 size-of-trunc, 10
 size-of-v-asr, 41
 size-v-and, 31
 size-v-append, 29
 size-v-append-1, 31
 size-v-append-2, 32
 size-v-nat-dec, 48
 size-v-nat-inc, 48
 size-v-not, 31
 size-v-nth, 76
 size-v-or, 31
 size-v-xor, 31
 sizep, 51, 57, 58, 88–90, 92, 100, 101, 104, 105, 114, 115, 117, 118, 121, 122, 127, 129, 130, 132, 134, 142, 145, 146, 148, 171
 sizep-a-reg-after-a-b, 148
 sizep-a-value-for-alu-after-opr
 d-a-pre-decrement, 161

sizep-addr-out-after-a-b, 148
 sizep-b-value-for-alu-after-opr
 d-b-pre-decrement, 169
 sizep-fetch-oprd-a-addr-out, 94
 sizep-fetch-oprd-b-addr-out, 107
 sizep-implies-bitvp, 58
 sizep-trunc-at-machine-size, 171
 soft, 158, 159, 170
 soft-reset, 159, 172
 soft-reset-works, 171
 standard-hyps, 57, 77, 82, 170, 172
 state-0-to-0-induction, 79
 state-0-to-0-wait, 79
 state-0-to-0-wait-help, 78
 state-0-to-0-wait-to-1, 82
 state-0-to-0-wait-to-1-oracle, 81, 82, 171
 state-0-to-1, 80
 state-1-to-1, 148
 state-1-to-1-oracle, 148, 149, 163
 state-1-to-10, 142
 state-1-to-2, 84
 state-1-to-4, 92
 state-10-to-1, 146
 state-10-to-11, 120
 state-10-to-12, 133
 state-10-to-12-mem-no-store, 130
 state-10-to-12-mem-store, 131
 state-10-to-12-reg, 129
 state-11-to-11-induction, 126
 state-11-to-12-mem-dtack-store, 127
 state-11-to-12-mem-help, 125
 state-11-to-12-mem-init-store, 124
 state-11-to-12-mem-no-store, 123
 state-11-to-12-mem-wait-store, 126
 state-11-to-12-reg, 122
 state-12-to-1, 138
 state-12-to-13, 136
 state-13-to-1, 137
 state-2-to-2-induction, 87
 state-2-to-2-wait-help, 86
 state-2-to-3-init, 85
 state-2-to-3-step3, 88
 state-2-to-3-step3-to-4, 90

state-2-to-3-wait, 87
 state-3-to-4, 89
 state-4-to-5, 94
 state-4-to-5-to-6-to-7-reg, 102
 state-4-to-7, 105
 state-5-to-6-mem-dtack, 100
 state-5-to-6-mem-help, 98
 state-5-to-6-mem-init, 97
 state-5-to-6-mem-wait, 99
 state-5-to-6-reg, 95
 state-5-to-6-to-7-mem-dtack, 104
 state-6-to-7-mem, 101
 state-6-to-7-reg, 96
 state-7-to-10, 118
 state-7-to-8, 107
 state-7-to-8-to-9-to-10-reg, 116
 state-8-to-9-mem-dtack, 113
 state-8-to-9-mem-help, 111
 state-8-to-9-mem-init, 110
 state-8-to-9-mem-wait, 112
 state-8-to-9-reg, 108
 state-8-to-9-to-10-mem-dtack, 117
 state-9-to-10-mem, 115
 state-9-to-10-reg, 109
 subtract-lemma1, 22
 subtract-lemma2, 22
 subtract-lemma3, 22
 subtract-lemma4, 23

 tc-bv-adder-output-seen-as-bit-ve
 ctor, 21
 ctor-lemma1, 20
 tc-bv-subtracter-output-seen-as
 -bit-vector, 26
 -bit-vector-lemma1, 26
 tc-fix, 25, 42
 tc-fix-of-add, 42
 tc-in-rangep, 12, 13, 15, 16, 20–22,
 25–27, 42–46
 tc-in-rangep-of-bv-to-tc, 15
 tc-interpretation-of-bv-adder-o
 utput, 20
 utput-lemma1, 20
 tc-interpretation-of-bv-adder-ove
 rflowp, 21
 tc-interpretation-of-bv-subtracte
 r-output, 25
 r-overflowp, 27
 tc-interpretation-of-dec-bit-ve
 ctor, 42
 tc-interpretation-of-dec-overfl
 owp, 43
 tc-interpretation-of-inc-bit-ve
 ctor, 42
 tc-interpretation-of-inc-overfl
 owp, 43
 tc-interpretation-of-negation-o
 utput, 43
 tc-interpretation-of-negation-ove
 rflowp, 43
 tc-minus, 24–27, 43–45
 tc-minus-add, 24
 tc-minus-add-carry, 25
 tc-minus-bv-to-tc, 24
 tc-to-bv, 14–17, 20, 21, 26, 27, 41–
 46
 tc-to-bv-is-not-btm-for-non-zer
 o-size, 42
 tc-to-bv-of-bitv-not-btm, 42
 tc-to-bv-to-nat, 16
 tc-to-bv-to-tc-negative, 41
 tc-to-nat, 14, 16, 17
 tcp, 12, 13, 15, 16, 25
 tcp-add, 25
 tcp-bv-to-tc, 15
 times-1, 3
 times-2-distributes-over-remain
 der-add1, 6
 times-2-not-1, 3
 times-add1, 2
 times-distributes-over-remainde
 r, 6
 times-zero2, 2
 top-bit-off-implies-smaller, 24
 trunc, 9, 10, 15, 18, 20, 28, 30, 31,
 37, 58, 66, 76, 79–81, 83,
 85–88, 95–103, 105, 106, 108–
 115, 117–119, 121, 123–128,

130, 131, 133, 135, 137–139,
 142, 147, 150, 166, 171
 trunc-size, 31
 trunc-size-1, 76
 trunc-size-bridge, 58
 twos-complement-twos-complement,
 41
 update-nth, 48, 76, 79–81, 83, 84,
 92, 93, 105, 133, 140–142,
 146, 151, 153, 159, 171
 update-nth-f, 133
 update-update-nth, 76
 update-v, 48, 59–65, 158, 160, 161,
 164
 update-v-nth, 48, 49, 62, 67, 93, 107,
 123, 128, 130, 133, 135, 137,
 138, 143–145, 153–157
 upper-bound-bridge, 88
 upper-bound-on-bv-to-nat, 15
 upper-bound-on-non-negative-bv-t
 o-nat, 15
 v, 31, 44–46, 63, 120, 158, 160, 164
 v-and, 11, 31, 35, 38
 v-append, 27–29, 31, 32, 39
 v-append-quotient, 39
 v-asl, 28, 38
 v-asr, 28, 38, 41
 v-asr-is-a-bitv, 41
 v-flag, 63, 69
 v-flag-ifs, 63
 v-flag-with-ifs, 63, 72
 v-lsl, 28, 38
 v-lsr, 28, 29, 38
 v-nat-dec, 47, 48, 75, 93, 94, 107,
 153–155
 v-nat-inc, 48, 75, 84, 92, 137, 138,
 140–142, 144, 145, 153, 157
 v-not, 10, 31, 35, 38
 v-not-is-compl, 35
 v-nth, 48, 55, 62, 65, 66, 76, 88–91,
 93, 94, 97, 101–103, 105–
 107, 110, 114–116, 118, 119,
 137, 138, 140–145, 148–151,
 153–157, 161, 165–167
 v-or, 11, 31, 35, 38
 v-rol, 28, 39
 v-ror, 28, 29, 38
 v-xor, 11, 31, 35, 38
 v-zerop, 49, 173
 v-zerop-equal-bv-to-nat-zero, 49
 v-zerop-equal-bv-to-tc-zero, 49
 vec, 9–12, 14, 18, 28, 30–32, 39, 49,
 50
 visual-mem, 66, 69, 72
 visual-mem-after-a-b, 142, 143
 watch-dog, 66, 69, 73, 79–81, 83,
 85–91, 93, 95–102, 104–106,
 108–115, 117–119, 121, 123–
 128, 130, 131, 133, 135–139,
 143, 147, 151, 167
 write, 60, 68, 71
 write-1, 66, 67
 xor, 7, 9, 11
 z-flag, 63, 64, 69
 z-flag-ifs, 64
 z-flag-with-ifs, 64, 72
 zero-not-less-thananything, 39