Commercial System Performance Analysis at Sun

Brian O'Krafka
Sun Labs Performance and Architecture Group
Commercial System Performance Analysis at Sun

- Introduction

- System Modeling
  - Typical System Model
  - Modeling Environment

- Workload characterization
  - Miss rate analysis
  - Processor abstraction using blocking factors
The Problem

- Timely, accurate performance projections for Sun systems

- Why?
  - early exploration of broad design space
  - engineering tradeoffs (alternative processors, cache sizes, interconnect topology, bus sizing, ...)
  - validation of more detailed models
  - portfolio management (business planning)

- Scope:
  - single cache coherent multiprocessor systems
  - "well-behaved" commercial workloads
Constraints

- workloads are a moving target
- traces are very hard to get (esp. instruction traces)
- never have traces for all configurations of interest
- need broad design space exploration early in project
- need good accuracy
- detailed, low-level system models aren't a complete solution:
  - detail is unavailable early in project
  - don't have traces to drive configurations of interest
  - difficult to write and debug
- many, many configurations
Performance Analysis Process

Target Benchmarks
- Apps
- Middleware
- OS
- Compiler
- Approximate Benchmark
- Black Magic
- Full Benchmark

Physical HW
- Counters
- Bus Traces
- Sampling Scheme
- Instr Traces
- SW Pathlength & Scaling
- Benchmark Results

Workload Data Collection

Miss Rate Analysis
- "Cooked" Miss Rates
- Extrapolate
- "Raw" Miss Rates

System Timer
- Model Miss Rates
- Mem Timer
- CPU Timer
- Queueing System Model
- HW Tradeoffs
- Contingency
- System Perf. Projections
- SW Optimization Ideas

Performance Models

RTL

- Designer Intent
- Informal Spec

for execution-driven simulation
for trace-driven simulation
for probability-driven simulation
System Modeling:

→ Typical Model
→ Sysmodel Environment
The SPARC Microprocessor Design

The Version 9 Architecture

The SPARC architecture has been implemented in processors used in a range of systems from laptops to supercomputers. SPARC International member companies have implemented numerous compatible microprocessors since the SPARC platform was first announced — more than any other RISC (reduced instruction set computing) microprocessor family. As a result, the SPARC architecture boasts the support of thousands of compatible software and hardware products. SPARC Version 9 maintains upwards binary compatibility for application software developed for previous SPARC architecture implementations, including microSPARC®, TurboSPARC®, SuperSPARC®, and previous versions of UltraSPARC.

The SPARC V9 architecture represents a significant advance for the microprocessor industry. It provides 64-bit data and addressing, fault tolerance features, fast context switching, support for advanced compiler optimizations, efficient design for superscalar processors, and a clean structure for emerging operating systems. And all of this has been accomplished with 100-percent binary compatibility for existing applications.

The UltraSPARC III Cu Processor

The UltraSPARC III Cu processor is part of a third generation of UltraSPARC pipeline-based products. In addition to using a new process technology, the UltraSPARC III Cu processor provides a higher clock frequency, reduced on-chip latencies, support for greater amounts of level-one and level-two cache, and an integrated external memory controller. Other features include support for
a critical design point since misses from large caches tend to cluster, with adjacent misses impacting performance in systems without high memory transfer rates.

- **System Interface Unit (SIU)**

Charged with the task of all other off-processor communications (memory, other processors, and I/O devices) the SIU can handle up to 15 pending transactions with support for full out-of-order data delivery on each transaction, enabling memory banks in a MP system service a request as soon as a bank is available. All processor interfaces use error detection and/or correction codes to quickly detect errors. In the event of an error on the system bus, an independent 8-bit-wide back door bus allows the use of automated diagnostics to isolate the problem.

**CPU/Memory Boards**

The Sun Fire V1280 server can accommodate up to twelve UltraSPARC III Cu processors populated on three CPU/memory boards. Each board includes four processors, all cache, and main memory. Memory can be added to a board after initial installation by trained service personnel. In addition, while all of the processors on a single CPU/memory board must be the same speed, other CPU/memory boards within the system may use processors clocked at a different speed. This mixed-speed CPU support results in better investment protection when upgrading by precluding the need to replace all of the existing processors in a system.

The block diagram of the CPU/memory board used in the Sun Fire V1280 server is shown in Figure 3-4. Address and control paths are illustrated with dashed lines, and data path with solid lines. The interconnect components on the left connect to the Sun Fireplane interconnect switch boards. The bandwidths shown are the peak at each point on the board. (Electronically, the CPU/memory boards are identical to the Uniboard used in the Sun Fire 3800-6800 servers. However, they are physically incompatible and are not interchangeable.)

![Figure 3-4: CPU/Memory Board Block Diagram](image-url)
Approach: Queueing Models

- easy to write and modify
- fast (analytic solution)
- good for gross tradeoffs of cache structures, bus bandwidths, topologies
- can be accurate: 5 to 10% (with good workload data!)
- can support a wide range of modeling detail: can approach that of simulation models
- validation aid for simulation models
- fosters a "crisp" understanding of what is important in a system model
Sysmodel: A Solver/Analyzer for Queueing Network Models

- no suitable vendor offerings for analytic modeling

- manually writing analytic model equations is cumbersome and error-prone: it is much better to have a tool to take a high level description and create the equations automatically

- with a carefully designed high level description language, it is possible to automatically generate a simulation model from the same description that is used for the analytic model

- a good infrastructure around an analyzer/simulator adds a great deal of leverage:
  - automatic miss rate loading from workload generator
  - concise specification of configurations to analyze
  - automatic timing diagram generation
  - sophisticated table and chart generation
Sysmodel Modeling Environment
Sysmodel Characteristics

- natural representation of memory hierarchy models: textual description of timing diagrams (cache coherence transactions)

- built on top of (embedded in) an existing programming language (ie. C or java):
  - exploit existing compiler, debugger, IDE, libraries, etc.
  - less work than creating an entirely new language

- modularity:
  - support for hierarchically interconnected blocks
  - it should not be necessary to recompile all components for a minor change to only one component

- "first-class" parameter support:
  - all parameters registered in a simulator database
  - enforces better model structure
  - better documentation
  - used in tables of results
BlockDef(subblock1) {
  In(in5, in5_type);
  In(in6, in6_type);
  Out(out3, out3_type);
  Resource(q3, 1);
  Resource(d3, 1e9);
  Resource(d4, 1e9);
}

BlockDef(subblock2) {
  ...
}

DefBlock(topblock, STRUCTParm n) {
  int i;
  In(in1, in1_type);
  Out1D(out1, out1_type, 2);
  Resource(q1, 1);
  Net1D(net1, out3_type, n);
  ...
  InstBlock1D(subblock1, subblock1, n);
  InstBlock(subblock2, subblock2);
  for(i=0; i<n; i++) {
    ConnectInput(net1[i], subblock2, in7[i]);
    ConnectOutput(subblock1[i], out3, net1[i]);
    ...
  }
  ...
}
Queueing Network Routing

Routing() {
    Start(CPU, InfL1CPI);
    Switch(); {
        Case(1-P_L1Miss); {
            Done();
        } EndCase();
        Default(); {
            Switch(); {
                Case(1-P_L2Miss); {
                    Delay(T_L2Hit);
                } EndCase();
                Default(); {
                    /* L2 Intervention */
                    Queue(AddrBus);
                    Queue(Memory);
                    Queue(DataBus);
                    Delay(RetData);
                } EndDefault();
            } EndSwitch();
        } EndDefault();
    } EndSwitch();
}
Sketch of Serengeti Routing

- **L1Miss**?
  - Yes: P(L1Miss)
  - No: 1-P(L1Miss)
- **L2Miss**?
  - Yes: P(L2Miss)
  - No: 1-P(L2Miss)

Parent Thread

- **Queue: AddrBus**
- **Delay: L2Access**
- **Delay: Wait for Response**
  - Mutex: Data
  - **Queue: DataBus**
  - **Delay: RetData**

- **Queue: AddrBus**
- **Delay: L2Access**
- **Delay: Wait for Response**
  - Mutex: Data
  - **Queue: DataBus**
  - **Delay: RetData**

- **Queue: AddrBus**
- **Delay: L2Access**
- **Queue: Memory**
- **Mutex: Data**
- **Queue: DataBus**
- **Delay: RetData**

- **Wait: Data**
- **Delay: L2Access**

Done
MVA Solver

- compute rates and classes from transaction flow graph:
  - assign visit rates to each node in graph
  - identify customer classes at each queueing center
  - find subgraphs for each Send/Receive and Mutex/WaitMutex construct

- apply "classical" mean value analysis for product-form queueing networks, plus these approximations:
  - Schweitzer's approximation to break recursion
  - Reiser's approximation for deterministic service
  - Heidelberger & Trivedi approximation for asynchronous background traffic
  - a simple heuristic for Fork/Join (Send/Receive) behavior
Workload Characterization:
→ Miss Rate Analysis
How Hard Can This Be?

- Tek L.A.
- HP L.A.
- Simics
- SW Instr Tracer

Bus/Instr Traces → cache sim → per-instr miss rates
Workload Characterization: Miss Rate Analysis

- estimation of miss rates for cache configurations that we cannot directly simulate (ie. more processors than available in traces)

- includes additional manipulation of cache simulator output to:
  - account for miss rate increases due to increased multiprogramming level ("MPL-effect")
  - quickly estimate miss rates for cache configurations that haven't been simulated (but could be if we had the time)

- multidimensional curve fitting with dimensions of:
  - cache size
  - line size
  - associativity
  - sector size
  - sharing
  - # threads

- automatic fitting tools with seamless interface to sysmodel
How Hard Can This Be?

**Raw Traces**
- Refine/filter
- Traces in std. fmt.
- Validate
- cpustat
- busstat
- validation report

**cache sim**
- Miss counts over time
- Warming analysis
- Per-instr miss rates
- Plot
- Other reference data
- Idle time adjustment

**lane, mosher, bj**
- Remove bad records
- Ecc
- Response matching

**bj**
- Validation report

**msp**
- Msp

**qmr**
- Qmr

**sumo**
- Surface fit
- Full miss rate surface
- Miss rate query
- .mr files
- Plot

**ilya1**
- Ilya1

**ilya2**
- Ilya2

**bj**
- Bj

4/28/03
Miss Rate Surface Fitting

- Hastie and Tibshirani "Generalized Additive Models": Curve Fitting on Steroids

- 10 miss rate components to model (clean, cache-to-cache, writeback, each per load/store/i-fetch)

- separate multivariate model per rate

- get sparse set of $\langle mr_i, c_i \rangle$: $mr_i$ is rate observed for cache configuration $c_i = (size, line, subline, nthreads, sharing, assoc)$

- fit an additive model with low order interactions:

$$f(x) = \sum_{p=1,P} f_p(x_p) + \sum_{p<r} f_{pr}(x_p, x_r)$$

- extensions for ensuring monotonicity
  ie: clean miss rates never get worse as cache size increases
Workload Characterization:
→ Processor Abstraction
Overview

- How to model memory level parallelism?
- Processor with no memory level parallelism:

  ![Diagram](image)

  - Cache miss 1: Processor blocks waiting for data
  - Data available
  - Cache miss 2

- Processor with memory parallelism:

  ![Diagram](image)

  - Cache miss 1
  - Cache miss 2
  - Processor blocks: out of resources
Model

- Simple processor model (h stands for hit rate, p for penalty, and n for number of cache levels):

\[ CPI = CPI_\infty + \sum_{i=0}^{n-1} h_i p_i \]

- Model for processor with parallelism (f stands for blocking factor):

\[ CPI = CPI_\infty + \sum_{i=0}^{n-1} h_i f_i p_i \]
Questions

- Does blocking factor depend on
  - latency?
  - cache level?
  - access type (data/instruction load/store)?
  - miss rates?
Results

Blocking factor for 1 thread CPU
Results

Blocking factor error histogram 2 threads
Observations

- good news for probabilistic modeling of out-of-order processors:

  blocking factor is relatively insensitive to broad variations in miss penalties and cache sizes

- as latency goes to infinity, blocking factor does NOT go to 1

- additional work shows that making blocking factors a (weak) function of latency reduces errors substantially

- ongoing work to understand this further
Validation:
Model vs. Measurement
Observations

- good correlation (within 8%)

- highest utilization is about 50% (system address busses), so system experiences low queueing congestion

- why is model optimistic?
  - are miss rates from counters correct?
  - are static latencies correct?
  - bursty memory accesses?
  - kernel cage effects?
  - ?
Conclusion
Conclusion

- Goal: timely, accurate performance projections for Sun systems
  - changing workloads
  - paucity of traces
  - need for early design space exploration
  - many, many configurations to analyze

- hierarchical models are effective
  - detailed timers for processors
  - queueing network models for system
  - point models for miss rate analysis

- modeling accuracy and breadth of design space determined by workload characterization methodology:
  - bus traces and instruction traces
  - thorough validation
  - automatic surface fitting
Future Directions

- extend techniques to clustered, multi-tiered systems
- extend techniques to large floating-point computation architectures
- refine processor abstractions
Backup Slides
/* prepare graph */

- assign visit rates to each node
- identify customer classes at each queueing center
- find subgraphs for each Send/Receive and Mutex/WaitMutex construct

/* solve the network for response time R (= cpi) */

\[ R_{new} = 10; \text{ /* a guess */} \]

repeat { 
\[ R_{old} = R_{new} \]
for (each queue i) { 
\[ R_i = S_i + S_i \cdot Q_i(N-1) \]
\[ Q_i = N/R_{old} \cdot V_i \cdot R_i \] /* Little’s Law: \( L = \lambda \cdot W \) */
}

- traverse routing graph and compute \( R_{new} \)
}

/* traversing routing graph to compute \( R_{new} \): */

- using depth-first search, compute \( R_{thread} \) for each thread as follows:
  - at visit nodes (to queue \( i \)):
    \[ R_{thread} += V_i \cdot R_i \]
  - at Receive(min) nodes:
    \[ R_{thread} = \max(R_{thread}, \min\{R_{send,j}\}) \]
  - at Receive(max) nodes:
    \[ R_{thread} = \max(R_{thread}, \max\{R_{send,j}\}) \]
  - at WaitMutex nodes:
    \[ R_{thread} = \max(R_{thread}, \sum_j V_{mutex,j} \cdot R_{mutex,j}) \]

- \( R_{new} \) is \( R_{thread} \) for root thread
Basic MVA

/* single class */

\[ R_{\text{new}} = 10; \] /* a guess */

repeat 
\[
R_{\text{old}} = R_{\text{new}}
\]
for (each queue \( i \)) 

\[
R_i = S_i + S_i * Q_i(N-1)
\]
\[
Q_i = N/R_{\text{old}} * V_i * R_i
\] /* Little's Law: \( L = \lambda * W */

\} 
\[
R_{\text{new}} = \Sigma_i R_i
\]
} until (|\( R_{\text{new}} - R_{\text{old}} | < \delta \)

\( Q_i(N-1) \) here means \( Q_i \) in same network, but with 1 fewer customer.

/* Schweitzer's approx. to break recursion */

Assume \( Q_i(N-1)/(N-1) \approx Q_i(N)/N \)

Hence: \( Q_i(N-1) \approx (N-1)/N \cdot Q_i(N) \equiv (N-1)/N \cdot Q_i \)


/* multi-class */

\[ R_{\text{new}} = 10; \] /* a guess */

repeat 
\[
R_{\text{old}} = R_{\text{new}}
\]
for (each queue \( i \)) 

for (each class \( c \)) 

\[
R_{i,c} = S_{i,c} + \Sigma_{k \neq c} S_{i,k} * Q_{i,k(N-1,c)}
\]
\[
Q_{i,c} = N_c/R_{\text{old}} * V_{i,c} * R_{i,c}
\] /* \( L = \lambda * W */

\} 
\[
R_{\text{new}} = \Sigma_i \Sigma_c R_{i,c}
\]
} until (|\( R_{\text{new}} - R_{\text{old}} | < \delta \)

/* multiclass approx. to break recursion */

\[
Q_{i,k(N-1,c)} \approx (N_{c-1})/N_c * Q_{i,c(N)} + \Sigma_{k \neq c} Q_{i,k(N)}
\]
Additional MVA Approximations

/* Deterministic Service */

instead of:

\[ R_i = S_i + \frac{(N-1)}{N} * S_i * Q_i \]

use:

\[ R_i = S_i + \frac{(N-1)}{N} * [(Q_i - B_i) * S_i + B_i * S_i / 2] \]

where \( B_i \) is the probability that an arriving customer finds the server busy, approximated by:

\[ B_i = \frac{(U_i - U_i / N)}{(1 - U_i / N)} \]


/* Asynchronous Background Traffic */

- same as non-background traffic, except do not include \( R_{i,c} \) for background classes in summation for \( R_{new} \)

Additional MVA Approximations

/* Send/Receive (Fork/Join) */

Assume \( E(\min(A,B)) = \min(E(A), E(B)) \)
or \( E(\max(A,B)) = \max(E(A), E(B)) \)

- at Receive(min) nodes:
  \[ R_{\text{thread}} = \max(R_{\text{thread}}, \min(R_{\text{send}}, j)) \]

- at Receive(max) nodes:
  \[ R_{\text{thread}} = \max(R_{\text{thread}}, \max(R_{\text{send}}, j)) \]

- Why do we expect this to be a reasonable approximation?
  - in multiprocessor models, service distributions are usually deterministic, and utilizations are often not extreme.

- The starcat model (TBD) will be the first real test of this approximation.

- Simulation feature of sysmodel will be used for validation.