

# A portable DMA support of Level-3 BLIS for embedded manycore hardware



BLIS Retreat 2017 – September 18-19 UT Austin

Minh Quan Ho, Benoît Dupont De Dinechin - Kalray Inc.

Bernard Tourancheau - University of Grenoble Alps

Christian Obrecht - University Claude Bernard Lyon 1, CETHIL, INSA-Lyon

Francisco Igual Peña - Complutense University of Madrid (UCM)

# OPTIMIZING THE BLIS LIBRARY ON KALRAY'S MPPA PROCESSOR

---

**Thank to :**

**Robert van de Geijn, Field Van Zee and Devin Matthews**  
**for help and discussion**

# AGENDA

---

**1. Introduction**

**2. Challenge: BLIS for manycore**

**3. Solution: BLIS-RDMA on the Kalray MPPA2®-256**

**4. Conclusion**

# Introduction

MPPA®

The real-time extreme computing  
processor



# COMPANY OVERVIEW

## ACTIVITY

### Launched in 2008

Spin-off of the “CEA” (French Department of Energy)

### Pioneer in manycore processors

- Focus on low latency, low-power, extreme processing
- Core market: Data Centers & Critical Embedded Applications

### Comprehensive product offer

- MPPA® processors, acceleration cards, associated software
- Strategic partnership with TSMC

### Adopted by FORTUNE 500 companies

**1<sup>st</sup>**

COMMERCIAL  
PROCESSOR TO  
BREAK THE “100  
COMPUTING CORE  
WALL” -2013

**TOP 20**

“MOST PROMISING  
HPC SOLUTION  
PROVIDERS” – CIO  
REVIEW - 2016

**21**

NUMBER OF  
GRANTED PATENTS  
HELD BY KALRAY  
FOR ITS MANYCORE  
ARCHITECTURE

## TEAM



### Three locations

Grenoble, France , Los Altos, CA, USA, Tokyo, Japan

### Experienced technical team

World-leading multicore/manycore talent, with experience in both hardware & software

(M)assively

(P)arallel

(P)rocessor


(A)rray

MPPA®

The real-time extreme computing  
processor



# MPPA® 2<sup>nd</sup> GENERATION: BOSTAN



## MANYCORE PROCESSOR

- 16 compute clusters
- 4 quad-core host CPUs, DDR, and PCIe access
- 2 networks-on-chip
- 400-500 MHz

## COMPUTE CLUSTER


- 16 user cores + 1 system core
- NoC Tx and Rx interfaces
- Debug & Support Unit (DSU)
- 2 MB shared memory

## VLIW CORE

- 5-issue VLIW architecture
- MMU + 8KBx2 cache (I&D)
- 32-bit/64-bit IEEE 754 FPU
- Predictability & energy efficiency

# MPPA® 3<sup>rd</sup> GENERATION: COOLIDGE


(available in 2018)



## 64-bit MANYCORE PROCESSOR

Can be tiled in same package or on-board  
600 – 1200 MHz

## COMPUTE CLUSTER




## 3<sup>RD</sup> GENERATION VLIW CORE

# CHALLENGE: BLIS FOR MANYCORE

```
mirror_mod.use_x = mirror_mod.use_y = mirror_mod.use_z = False  
  
# selecting at the end, so both meshes are available  
mirror_obj.select = True  
modifier_obj.select = True  
bpy.context.scene.objects.active = modifier_obj  
print("Selected" + str(modifier_obj)) + " modifier object selected"  
mirror_obj.select = False  
modifier_obj.select = True  
bpy.context.scene.objects.active = modifier_obj  
print("Selected" + str(mirror_obj)) + " mirror object selected"  
except:  
    print("please select exactly two objects, the last one gets the modifier unless its not a mesh")  
  
# creating classes
```

```
class MirrorX(bpy.types.Operator):  
    """adds an X-mirror to the selected object"""\n    bl_idname = "object.mirror_mirror_x"\n    bl_label = "Mirror X"\n  
    def execute(self, context):  
        if context.active_object is not None:
```





# BLIS FOR MANYCORE INTRODUCTION

BLIS is officially cache-based

It is well-suited for multi-core applications

# BLIS FOR MANYCORE


## 2 MAIN CHALLENGES

### CHALLENGE 1

- Manycore often operates private caches and high-speed scratchpad memories
- Manycore suffers cache penalties during packing on large matrices (read and write)

### CHALLENGE 2

- Can use DMA to copy blocks before packing => isolated from cache
- BLIS+DMA will be a good match for embedded manycore hardware



# BLIS-RDMA FOR MANYCORE

## TWO OPTIONS FOR PORTING BLIS ON MANYCORE

### 1. Using cache (as for multi-core) Out-of-the-box solution

**Advantage:** Easy to set up (*out-of-the-box, gcc, C99/asm*)

**Disadvantage:** Poor performance


### 2. Using DMA on manycore (bypassing cache)

**Advantage:** Higher performance


**Disadvantage:** Time-consuming,  
complex

# BLIS-RDMA FOR MANYCORE CHALLENGES



1. Asynchronous communication and overlapping in mind



# BLIS-RDMA FOR MANYCORE CHALLENGES



1. Asynchronous communication and overlapping in mind
2. Scratchpad as an active « cache » not waiting for miss
3. Explicit data movement from global memory (DDR) to scratchpad



```

typedef struct point2d_s {
    int32_t xpos;    // x-position from the buffer pointer
    int32_t ypos;    // y-position from the buffer pointer
    int32_t xdim;    // x-dim of the allocated buffer
    int32_t ydim;    // y-dim of the allocated buffer
} point2d_t;

/* To describe a 2D copy */
void*      global;
void*      local;
int32_t    width;
int32_t    height;
size_t     size;
point2d_t  global_point;
point2d_t  local_point;


```

## BLIS-RDMA FOR MANYCORE CHALLENGES

---

1. Asynchronous communication and overlapping in mind
2. Scratchpad as an active « cache » not waiting for miss
3. Explicit data movement from global memory (DDR) to scratchpad
4. Managed by software (API) to trigger DMA transfer, how to design it ?


# BLIS-RDMA FOR MANYCORE CHALLENGES



1. Asynchronous communication and overlapping in mind
2. Scratchpad as an active « cache » not waiting for miss
3. Explicit data movement from global memory (DDR) to scratchpad
4. Managed by software (API) to trigger DMA transfer, how to design it ?
5. Not the same address space, must copy all we need (e.g SYMM)

# PORTABLE BLIS-RDMA EXTENSION

To avoid repeating  
the same process  
on new platforms



```

typedef vendor_dma_event_t dma_event_t;

void bli_dma_backend_init(void);
void bli_dma_backend_finalize(void);

// 2D (asynchronous) copy between on-chip (SMEM) and off-chip (DDR) memory
void bli_dma_backend_trigger_get2D(
    void* global, // begin address of global buffer
    void* local, // begin address of local buffer
    size_t size, // size of an element in byte
    int width, // block width in element
    int height, // block height in element
    point2d_t *global_point, // global_point
    point2d_t *local_point, // local_point
    dma_event_t *event // DMA event. If NULL: blocking,
                      // else return immediate and we must later call
                      // wait() on this event
);

// 2D (asynchronous) copy between on-chip (SMEM) and off-chip (DDR) memory
void bli_dma_backend_trigger_put2D(
    void* local, // begin address of local buffer
    void* global, // begin address of global buffer
    size_t size, // size of an element in byte
    int width, // block width in element
    int height, // block height in element
    point2d_t *local_point, // local_point
    point2d_t *global_point, // global_point
    dma_event_t *event // DMA event. If NULL: blocking,
                      // else return immediate and we must later call
                      // wait() on this event
);

// Wait for termination of a DMA transfer
void bli_dma_backend_event_wait(dma_event_t *event);

// Return 1 if addr is in global memory, 0 otherwise.
int bli_dma_backend_addr_in_global_mem(void* addr);

```

## PORTABLE BLIS-RDMA EXTENSION FOLLOWING BLIS PHILOSOPHY

```

./config/<arch>/bli_kernel.h :
#define BLIS_DMA_BACKEND_INIT           bli_dma_backend_init
#define BLIS_DMA_BACKEND_FINALIZE       bli_dma_backend_finalize
#define BLIS_DMA_BACKEND_TRIGGER_GET2D  bli_dma_backend_trigger_get2D
#define BLIS_DMA_BACKEND_TRIGGER_PUT2D  bli_dma_backend_trigger_put2D
#define BLIS_DMA_BACKEND_EVENT_WAIT     bli_dma_backend_event_wait
#define BLIS_DMA_BACKEND_ADDR_IN_GLOBAL_MEM bli_dma_backend_addr_in_global_mem

./config/<arch>/kernels/dma/bli_dma_backend.c : Vendor implementation

./frame/base/dma/bli_dma.c : Reference memcpy-based implementation

```

# POR TABLE BLIS-RDMA EXTENSION

## WHAT HAS BEEN DONE?

- 
1. **New `bli_gemm_blk_var[1|3]_dma` and `bli_trsm_blk_var[1|3]_dma` functions injected into control trees**
  2. **Some workarounds used to keep minimal footprint :**
    - Square-ization of blocksize in case of `herm_or_symm` (sub-optimal)
    - Dynamic scratchpad allocation instead of using internal pools
  3. **DMA backend API and a reference memcpy-based implementation**
  4. **Added user-defined scratchpad allocator**

```
#define BLIS_MALLOC_SCRATCHPAD      utask_smem_malloc  
#define BLIS_FREE_SCRATCHPAD        utask_smem_free
```

5. **Passed the testsuite using memcpy on CPU on TravisCI**

```
./configure --enable-dma auto  
make test
```

# BLIS-RDMA on MPPA

```
mirror_mod.modifier.operation = "MIRROR_Y";
mirror_mod.use_x = False
mirror_mod.use_y = True
mirror_mod.use_z = False
if operation == "MIRROR_Z":
    mirror_mod.use_x = False
    mirror_mod.use_y = False
    mirror_mod.use_z = True

# Selecting at the end adds back the selected state
# so we can use it again
mirror_obj.select = 1
modifier_obj.select = 1
bpy.context.scene.objects.active = modifier_obj
print("Selected" + str(modifier_obj)) + " modifier added to active object"
modifier_obj.select = 0
modifier_obj.select = 1
modifier_obj.select = 0
modifier_obj.select = 1
except:
    print("please select exactly two objects, the last one gets the modifier unless its not a mesh")
```


## Performance benchmark

```
RimorX(bpy.types.Operator):
    """adds an X-mirror to the selected object"""
    bl_idname = "object.mirror_x"
    bl_label = "Mirror X"

    def execute(self, context):
        if context.active_object is not None:
```

# BLIS-RDMA ON MPPA®2-256 BOSTAN2



- BLIS running in single-cluster mode, upto 8 cores, 70-75 % peak



# BLIS-RDMA ON MPPA®2-256


## BOSTAN2

- BLIS running in single-cluster mode, upto 8 cores, 70-75 % peak




# FUTURE BLIS-RDMA ON MPPA®3 COOLIDGE

- Either single-cluster mode or full-chip as an [80|160]-core SMP (NUMA-like)
- 90-95 % peak



# FUTURE BLIS-RDMA ON MPPA®3 COOLIDGE

- Either single-cluster mode or full-chip as an [80|160]-core SMP (NUMA-like)
- 90-95 % peak



# CONCLUSION

---



BLIS-RDMA  
IS THE MISSING PUZZLE  
PIECE

BLIS-RDMA can make BLIS  
useful everywhere



MANY OPTIMIZATION  
POSSIBILITIES



KALRAY CONTRIBUTES

Kalray is ready to contribute to  
BLIS to keep it open-source



#### KALRAY S.A. - GRENOBLE - FRANCE

445 rue Lavoisier,  
38 330 Montbonnot - France  
Tel: +33 (0)4 76 18 09 18  
email: [info@kalray.eu](mailto:info@kalray.eu)



#### KALRAY INC. - LOS ALTOS - USA

4962 El Camino Real  
Los Altos, CA - USA  
Tel: +1 (650) 469 3729  
email: [info@kalrayinc.com](mailto:info@kalrayinc.com)



MPPA, ACCESSCORE and the Kalray logo are trademarks or registered trademarks of Kalray in various countries. All trademarks, service marks, and trade names are the marks of the respective owner(s), and any unauthorized use thereof is strictly prohibited. All terms and prices are indicative and subject to any modification without notice.