Out-of-core implementations of algorithms for dense matrix computations have traditionally focused on optimal use of memory so as to minimize I/O, often trading programmability for performance. In this paper we show how the current state of hardware and software allows the programmability problem to be addressed without sacrificing performance. This comes from the realizations that memory is cheap and large, making it less necessary to optimally orchestrate I/O, and that new algorithms view matrices are collections of submatrices and computation as operations with those submatrices. This enables libraries to be coded at a high level of abstraction, leaving the tasks of scheduling the computations and data movement in the hands of a run-time system. This is in sharp contrast to more traditional approaches that leverage optimal use of in-core memory and, at the expense of introducing considerable programming complexity, explicit overlap of I/O with computation. Performance is demonstrated for this approach on multi-core architectures as well as platforms equipped with hardware accelerators.

Categories and Subject Descriptors: G.4 [Mathematical Software]: — Efficiency

General Terms: Algorithms; Performance

Authors’ addresses: Gregorio Quintana-Ortí, Francisco Igual, Mercedes Marqués, Enrique S. Quintana-Ortí, Departamento de Ingeniería y Ciencia de Computadores, Universidad Jaume I, 12.071–Castellón, Spain, {gquintan,figual,mmarques,quintana}@icc.uji.es. Robert A. van de Geijn, Department of Computer Science, The University of Texas at Austin, Austin, TX 78712, rvdg@cs.utexas.edu.

Permission to make digital/hard copy of all or part of this material without fee for personal or classroom use provided that the copies are not made or distributed for profit or commercial advantage, the ACM copyright/server notice, the title of the publication, and its date appear, and notice is given that copying is by permission of the ACM, Inc. To copy otherwise, to republish, to post on servers, or to redistribute to lists requires prior specific permission and/or a fee.

© 20YY ACM 0098-3500/20YY/1200-0001 $5.00

1. INTRODUCTION

While there may not be many applications that give rise to huge dense matrix computations, there is a surprising number that fall into the category of large, i.e., with problem size $\sim 100,000$. Examples of these include integral equation-based electromagnetics problems [Zhang and Sarkar 2009], dielectric polarization in nanostructures [Movilla et al. 2010], estimation of Earth’s gravitational field [Baboulin 2006; Gunter 2004], boundary element formulations in acoustics [Geng et al. 1996], and molecular dynamics simulations [Schafer et al. 2008]. Such problems are now small enough that they can be solved, with some patience, on a multithreaded architecture, including multi-processor, multi-core and GPU-accelerated computers. On these architectures the key is as much the time to compute as the memory required to store the data structures. The solution is to store the matrix on disk, requiring so-called out-of-core (OOC) computation. Unfortunately, relying on virtual memory, in which the operating system transfers pages between disk and main memory, often yields low performance for these types of operations.

Background. The idea of OOC computation for linear solvers dates back to the early days of scientific computing, when the main memory consisted of magnetic rings and was called core memory [Bashe et al. 1985; Reilly 2003]. Its size was measured in Kbytes so that data was primarily stored on tape. Traditional OOC algorithms for the LU and QR factorizations typically employ partial row pivoting (for stability) and Householder transformations, respectively [Golub and Loan 1996]. They view the matrix as a collection of slabs (or panels) of columns, each of which fills a substantial fraction of the main memory. Left-looking algorithms feature the property that, at a given point in the computation, all slabs to the left of the “current” one have been completely processed while all slabs to the right have not yet been accessed. The current slab is then retrieved into memory, updated with respect to previous slabs (which are retrieved into memory by slabs or by portions of slabs), and finally written out to disk. The key is to fill most of memory with the current slab since this best amortizes the cost of I/O over useful computation. Left-looking OOC algorithms are preferred over right-looking ones because they exhibit a smaller number of writes to disk.

Strictly speaking, slab solvers are not scalable in the sense that, as the problem size increases, performance cannot be maintained. Consider a matrix so large that only a single column can fit in main memory. The ratio of I/O to computation then becomes $O(1)$ and the overhead turns out to be prohibitive. An alternative is incorporated in SOLAR [Toledo and Gustavson 1996] which uses recursive algorithms with matrices that are stored by tiles.\(^1\)

\(^1\)In this paper we distinguish between tiles (square-like large arrays with data stored in the disk; i.e., OOC) and blocks (arrays of data residing in the main memory or in-core). An exception to this is the reference to tiled algorithms, which is the convention adopted by other authors to refer to their in-core algorithms that operate on square-like arrays.

There is some theoretical evidence that algorithms-by-tiles incur less I/O overhead than recursive algorithms [Bereux 2008]. OOC algorithms that compute with tiles but use LU with incremental pivoting and incremental QR factorization were already proposed in [Gunter and van de Geijn 2005; Joffrain et al. 2005] for distributed-memory architectures. However, there again the size of the tiles was taken so that a few of them filled most of available memory and the I/O was explicitly embedded into the code. With the advent of cheap, very large memories, this obsession for optimal use of in-core memory is no longer necessary.

**Algorithm-by-blocks for multithreaded architectures.** More recently, our algorithms based on LU with incremental pivoting and incremental QR factorization have targeted multithreaded architectures (see, e.g., [Quintana-Ortí et al. 2009] and the references therein). We call these algorithms-by-blocks, to capture the idea that matrices are viewed as composed of a collection of blocks (submatrices). There are two differences between algorithms-by-blocks and the tiled OOC algorithms used, e.g., by SOLAR. Specifically, in the algorithms-by-blocks, the block sizes are considerably smaller and a separation of concerns is achieved by having an initial execution of the algorithm produce a directed acyclic graph (DAG) of tasks that a run-time system subsequently schedules for execution to idle cores. As part of our FLAME project this has yielded the SuperMatrix run-time system [Chan et al. 007a; Quintana-Ortí et al. 2009].

A similar approach to scheduling algorithm-by-blocks was adopted by the PLASMA project [Buttari et al. 2007b; 2007a; Agullo et al. 2009], which schedules what they call tiled algorithms to multicore architectures. That effort also yielded MAGMA for exploiting GPUs, and, more recently, the Quark [YarKhan et al. 2011] project which uses a run-time system that schedules operations with blocks out-of-order alike our SuperMatrix run-time system. While, like our projects related to SuperMatrix, these projects also formulate computations with matrices as tasks with submatrices, we would argue that we more heavily emphasize solving programmability issues. This emphasis on programmability is what allows us to relatively easily target new environments.

Abstraction in linear algebra, in particular block and sub-matrix based approaches, have been independently addressed in [Siek and Lumsdaine 1998a; 1998b].

**This paper.** The present work differs from traditional OOC algorithms in that it adopts part of the approach of SuperMatrix: It deals with tiles that are considerably smaller than the available memory, it uses the same API (FLASH) and implementations of algorithms-by-blocks, and it is complemented with a run-time system that generates a list of tasks. It differs in a few important ways: First, tiles are much larger than blocks and the data is assumed to start and end on disk. Second, we do not use the run-time system to track dependencies among tasks and schedule for execution those with all dependencies fulfilled (possibly out-of-order). Instead, the run-time system now performs the role of a software memory controller in that it manages the main memory as a software-controlled cache, and prefetches data while executing tasks in-order. As a result, the burden of overlapping I/O with computation and/or explicitly developing a code that optimally amortizes I/O is no longer on the programmer’s shoulders. In a nutshell: as long as tiles can be...
prefetched while computation occurs, near optimal performance will result.

The paper is structured as follows. Section 2 reviews the FLAME approach to expressing algorithms and encoding subroutines for dense linear algebra operations. The material there is very similar to that in [Gunter and van de Geijn 2005; Quintana-Ortí et al. 2009] and is included in this paper to make it self-contained; thus, readers who already familiar with the FLAME project and the SuperMatrix run-time system may want to skip this section. Section 3 describes the operation of the run-time system that manages the main memory as a software-controlled cache of data on disk, prefetching tiles from it, and overlapping computation and I/O. In Section 4 we demonstrate the practical performance of the OOC algorithms for the three major factorizations involved in the solution of linear systems on current general-purpose multi-core processors and GPU-accelerated computers. Finally, Section 5 collects the conclusions of this work as well as some potential future lines of investigation.

2. ALGORITHMS FOR DENSE LINEAR ALGEBRA FACTORIZATIONS

In this section we describe the algorithms that underlie our OOC implementations.

2.1 Blocked algorithms vs. algorithms-by-tiles: the Cholesky factorization

High performance algorithms for dense linear algebra operations cast the bulk of the computation in terms of matrix-matrix products in order to exploit the multi-layered structure of the memory system by reusing data that are closer to the processor. In particular, Figure 1 (right) shows the three blocked algorithms (variants) for the Cholesky factorization of a symmetric positive definite matrix, specified using the FLAME notation; see, e.g., [Gunnels et al. 2001; Bientinesi et al. 2005]. All three blocked algorithms in the figure are composed of a main loop which iterates over the contents of the matrix. The variants only differ in some of the updates performed in the body of the loop and the ordering of these operations; they all require the factorization of the Cholesky factorization of the diagonal block $A_{11}$, which can be computed using any of the three unblocked variants in Figure 1 (left). The other operations appearing in the blocked algorithms are symmetric rank-$b$ updates (Syrk), triangular system solves (Trsm) and general matrix-matrix products (Gemm). Upon completion, the lower triangular part of $A$ is overwritten with the Cholesky factor $L$ such that $A = LL^T$.

Algorithms-by-blocks for dense linear algebra operations also aim at improving data reuse, but from a different perspective: When moving from algorithms that cast most computation in terms of matrix-vector operations to algorithms that mainly operate in terms of matrix-matrix computations, rather than improving performance by aggregating the computation into matrix-matrix computations, the granularity of the data is raised by replacing each element in the matrix by a submatrix (block). Algorithms are then written as before, except with scalar operations replaced by operations on the blocks. In effect, in algorithms-by-blocks, the block becomes the unit of operation.

Algorithms-by-tiles, introduced in this paper, extend this concept by defining the tile (a square-like large block) as the unit of transference between (main) memory and disk. Thus, we will make a hierarchical usage of these two concepts: A matrix will be composed of tiles of dimension $t \times t$, with each tile consisting of several blocks...
Programming OOC Matrix Algorithms-by-Tiles on Multithreaded Architectures

<table>
<thead>
<tr>
<th>Algorithm: $A := \text{Chol}_{\text{NB}}(A)$</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Partition</strong> $A \rightarrow \begin{pmatrix} A_{TL} &amp; A_{TR} \ A_{BL} &amp; A_{BR} \end{pmatrix}$</td>
</tr>
</tbody>
</table>
| where $A_{TL}$ is $0 \times 0$  
while $m(A_{TL}) < m(A)$ do  
**Repartition**  
$\begin{pmatrix} A_{TL} & A_{TR} \\ A_{BL} & A_{BR} \end{pmatrix} \rightarrow \begin{pmatrix} A_{00} & a_{01} & A_{02} \\ a_{10}^{T} & a_{11} & a_{12}^{T} \\ A_{20} & a_{21} & A_{22} \end{pmatrix}$  
where $a_{11}$ is $1 \times 1$ |

| Variant 1 (right-looking): |
| $\alpha_{11} := \sqrt{a_{11}}$ |
| $\alpha_{21} := a_{21} / \alpha_{11}$ |
| $A_{22} := A_{22} - a_{21} \alpha_{21}$ |

| Variant 2 (bordered): |
| $\alpha_{11} := \sqrt{a_{11}}$ |
| $\alpha_{10} := \sqrt{a_{10}}$ |
| $\alpha_{21} := a_{21} - \alpha_{20} \alpha_{10}$ |
| $\alpha_{21} := a_{21} / \alpha_{11}$ |

| Variant 3 (left-looking): |
| $\alpha_{11} := \alpha_{11} - a_{10}^{T} \alpha_{10}$ |
| $\alpha_{11} := \sqrt{\alpha_{11}}$ |
| $\alpha_{21} := a_{21} - A_{20} \alpha_{10}$ |
| $\alpha_{21} := a_{21} / \alpha_{11}$ |

Continue with  
$\begin{pmatrix} A_{TL} & A_{TR} \\ A_{BL} & A_{BR} \end{pmatrix} \rightarrow \begin{pmatrix} A_{00} & a_{01} & A_{02} \\ a_{10}^{T} & a_{11} & a_{12}^{T} \\ A_{20} & a_{21} & A_{22} \end{pmatrix}$  
endwhile

<table>
<thead>
<tr>
<th>Algorithm: $A := \text{Chol}_{\text{BLK}}(A)$</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Partition</strong> $A \rightarrow \begin{pmatrix} A_{TL} &amp; A_{TR} \ A_{BL} &amp; A_{BR} \end{pmatrix}$</td>
</tr>
</tbody>
</table>
| where $A_{TL}$ is $0 \times 0$  
while $m(A_{TL}) < m(A)$ do  
**Repartition**  
$\begin{pmatrix} A_{TL} & A_{TR} \\ A_{BL} & A_{BR} \end{pmatrix} \rightarrow \begin{pmatrix} A_{00} & a_{01} & A_{02} \\ a_{10}^{T} & a_{11} & a_{12}^{T} \\ A_{20} & a_{21} & A_{22} \end{pmatrix}$  
where $A_{11}$ is $b \times b$ |

| Variant 1 (right-looking): |
| $A_{11} := \text{Chol}_{\text{NB}}(A_{11})$ |
| $A_{21} := A_{21} \text{TRIL}(A_{11})^{-T}$ (Trsm) |
| $A_{22} := A_{22} - A_{21} A_{21}^{T}$ (Syrk) |

| Variant 2 (bordered): |
| $A_{10} := A_{10} \text{TRIL}(A_{10})^{-T}$ (Trsm) |
| $A_{11} := A_{11} - A_{10} A_{10}^{T}$ (Syrk) |
| $A_{11} := \text{Chol}_{\text{NB}}(A_{11})$ |

| Variant 3 (left-looking): |
| $A_{11} := A_{11} - A_{10} A_{10}^{T}$ (Syrk) |
| $A_{11} := \text{Chol}_{\text{NB}}(A_{11})$ |
| $A_{21} := A_{21} - A_{20} A_{10}$ (Gemm) |
| $A_{21} := A_{21} \text{TRIL}(A_{11})^{-T}$ (Trsm) |

Continue with  
$\begin{pmatrix} A_{TL} & A_{TR} \\ A_{BL} & A_{BR} \end{pmatrix} \rightarrow \begin{pmatrix} A_{00} & a_{01} & A_{02} \\ a_{10}^{T} & a_{11} & a_{12}^{T} \\ A_{20} & a_{21} & A_{22} \end{pmatrix}$  
endwhile

Fig. 1. Multiple unblocked (left) and blocked (right) algorithms for computing the Cholesky factorization. In the notation, $m(\cdot)$ stands for the number of rows of a matrix, and TRIL($A$) denotes the matrix consisting of the elements in the lower triangular part of $A$. Note how FLAME avoids the pitfalls of intricate indexing by only employing indices from the sets $\{T, B, L, R\}$ (for Top, Bottom, Left and Right) and $\{0,1,2\}$. The partitioning (Partition) before the loop sets $A_{BR} := A$. The repartitionings inside the loop body (Repartition and Continue with) and the thick lines in them capture how the algorithm progresses through the operands.

Tiles will be moved from/to disk by an algorithm-by-tiles. Computations will be performed on the blocks that compose an in-core tile (i.e., a tile that resides in memory) by an algorithm-by-blocks. A detailed description on how to obtain an algorithm-by-blocks/tiles, e.g., for the Cholesky factorization, can be found in [Quintana-Orti et al. 2009].

```c
FLA_Error FLASH_Chol_by_tiles_var3( FLA_Obj A, int nb_alg ) {
    FLA_Obj ATL, ATR, A00, A01, A02,
    ABL, ABR, A10, A11, A12,
    A20, A21, A22;
    FLA_Part_2x2( A, &ATL, &ATR,
                 &ABL, &ABR,
                 0, 0, FLA_TL );
    while ( FLA_Obj_length( ATL ) <
            FLA_Obj_length( A ) ) {
        FLA_Repart_2x2_to_3x3(
            ATL, /*/ ATR, &A00, /*/ &A01, &A02,
            /* ************* */ /* ****************** */
            &A10, /*/ &A11, &A12,
            ABL, /*/ ABR, &A20, /*/ &A21, &A22,
            1, 1, FLA_BR );
        /*----------------------------------------*/
        FLASH_Syrk( FLA_LOWER_TRIANGULAR,
                    FLA_NO_TRANSPOSE,
                    FLA_MINUS_ONE, A10,
                    FLA_ONE, A11 );
        FLASH_Gemm( FLA_NO_TRANSPOSE,
                    FLA_TRANSPOSE,
                    FLA_MINUS_ONE, A20, A10,
                    FLA_ONE, A21 );
        FLASH_Trsm( FLA_RIGHT,
                    FLA_LOWER_TRIANGULAR,
                    FLA_TRANSPOSE,
                    FLA_NONUNIT_DIAG,
                    FLA_ONE, A21 );
        /*----------------------------------------*/
        FLA_Cont_with_3x3_to_2x2(
            A00, A01, /*/ A02,
            A10, A11, /*/ A12,
            /* ************* */ /* ****************** */
            A20, A21, /*/ A22,
            1, 1, FLA_BR );
    }
    return FLA_SUCCESS;
}
```
void FLASH_Syrk_ln( FLA_Obj alpha, FLA_Obj A, 
                   FLA_Obj beta, FLA_Obj C ) {
    /* Special case with mode parameters 
       FLASH_Syrk( FLASH_LOWER_TRIANGULAR, 
                   FLASH_NO_TRANSPOSE, ... ) 
    Assumption: A is a row of blocks (panel) */ 
    FLA_Obj AL, AR, A0, A1, A2;
    while ( FLA_Obj_width( AL ) < 
            FLA_Obj_width( A ) ) {
        FLA_Part_1x2( A, &AL, &AR, 0, FLA_LEFT );
        while ( FLA_Obj_width( AL ) < 
                FLA_Obj_width( A ) ) {
            FLA_Repart_1x2_to_1x3( 
                AL, /*/ AR, &A0, /*/ &A1, &A2, 
                1, FLA_RIGHT ); /*----------------------------------------*/
            FLA_Syrk( FLASH_LOWER_TRIANGULAR, 
                      FLASH_NO_TRANSPOSE, 
                      alpha, FLASH_MATRIX_AT( A1 ), 
                      beta, FLASH_MATRIX_AT( C ) ); /*----------------------------------------*/
            FLA_Cont_with_1x3_to_1x2( 
                &AL, /*/ &AR, A0, A1, /*/ A2, 
                FLA_LEFT );
        }
    }
}

void FLASH_Trsm_rltm( FLA_Obj alpha, FLA_Obj L, 
                      FLA_Obj B ) {
    /* Special case with mode parameters 
       FLASH_Trsm( FLASH_RIGHT, FLASH_LOWER_TRIANGULAR, 
                   FLASH_TRANSPOSE, FLASH_NONUNIT_DIAG ... ) 
    Assumption: L consists of one block and 
                B consists of a column of blocks */ 
    FLA_Obj BT, B0, 
             BB, B1, 
             B2;
    while ( FLA_Obj_length( BT ) < 
            FLA_Obj_length( B ) ) {
        FLA_Part_2x1( B, &BT, 
                     &BB, 0, FLA_TOP );
        while ( FLA_Obj_length( BT ) < 
                FLA_Obj_length( B ) ) {
            FLA_Repart_2x1_to_3x1( BT, 
                                 &B0, /* */ /* */ /* */ &B1, 
                                 BB, &B2, 
                                 1, FLA_BOTTOM ); /*---------------------------------------*/
            FLA_Trsm( FLASH_RIGHT, FLASH_LOWER_TRIANGULAR, 
                      FLASH_TRANSPOSE, FLASH_NONUNIT_DIAG, 
                      alpha, FLASH_MATRIX_AT( L ), 
                      FLASH_MATRIX_AT( B1 ) ); /*---------------------------------------*/
            FLA_Cont_with_3x1_to_2x1( &BT, 
                                     B0, B1, 
                                     &B0, B2, 
                                     FLA_TOP );
        }
    }
}

Fig. 3. FLASH implementation of the routines appearing in FLASH_Chol_by_tiles_var3: 
FLASH_Syrk_ln (left) and FLASH_Trsm_rltm (right).

FLASH_Chol_by_tiles_var3 builds upon the FLAME/C blocked factorization kernel 
FLASH_Chol_blk_var1 as well as routines FLASH_Syrk, FLASH_Gemm, FLASH_Trsm 
and FLASH_Gepp. Note that in FLASH, matrix A can be built/viewed as a 2-D 
array of tiles, with one level in the hierarchy in this case, so that the partitionings 
operate in terms of tiles, and all computations operate with tiles by invoking kernels 
FLASH_Syrk (symmetric rank-t update), FLASH_Trsm (triangular system solve), and 
FLASH_Gemm (general matrix-matrix product). These can be simple wrappers to tuned 
codes from high performance libraries as, e.g., Intel MKL or GotoBLAS; alternatively, 
we can build each tile as a collection of blocks and use algorithms-by-blocks 
for the implementations of kernels FLASH_Syrk, FLASH_Trsm and FLASH_Gemm, 
thus leading to a two-level hierarchy.

2.3 Algorithms-by-tiles for the LU and QR factorizations

Unblocked in-core algorithms for the LU and QR factorizations of a matrix A 
employ, respectively, Gaussian and Householder transforms to annihilate the subdiagonal 
elements of the matrix, processing one column per iteration, and effectively 
reducing A to upper triangular form. Left-looking blocked algorithms for these 
factorizations build upon these procedures to improve data locality: at each iter-
void FLASH_Gemm_nt( FLA_Obj alpha, FLA_Obj A, FLA_Obj B, FLA_Obj beta, FLA_Obj C )
/* Special case with node parameters
FLASH_Gemm( FLA_NO_TRANSPOSE, FLA_TRANSPOSE, ... )
Assumption: A is a matrix,
B is a row of blocks (panel),
C is a column of blocks (panel) */
{
  FLA_Obj AT, A0, CT, CO,
  AB, A1, CB, C1,
  A2, C2;
  FLA_Part_2x1( A, &AT,
    &AB, 0, FLA_TOP );
  FLA_Part_2x1( C, &CT,
    &CB, 0, FLA_TOP );
  while ( FLA_Obj_length( AT ) <
    FLA_Obj_length( A ) ){
    FLA_Repart_2x1_to_3x1( AT, &A0,
      /* ** */ /* ** */ /* ** */
    &A1, AB, A2;
    FLA_Part_2x1( C, &CT,
      /* ** */ /* ** */
    &C1, CB, C2, 1, FLA_BOTTOM );
    FLASH_Gemm( FLA_NO_TRANSPOSE,
      FLA_TRANSPOSE,
      alpha, A1, B,
      beta, C1 );
    /*---------------------------------------*/
    FLASH_Gemm( FLA_NO_TRANSPOSE,
      FLA_TRANSPOSE,
      alpha, FLASH_MATRIX_AT( A1 ),
      FLASH_MATRIX_AT( B1 ),
      FLA_ONE, FLASH_MATRIX_AT( C ));
    /*---------------------------------------*/
    FLA_Cont_with_3x1_to_2x1( &AT, A0,
      /* ** */ /* ** */ /* ** */
    &A1, AB, A2, 1, FLA_BOTTOM );
    FLA_Cont_with_3x1_to_2x1( &CT, CO,
      /* ** */ /* ** */ /* ** */
    &C1, CB, C2, FLA_TOP );
  }
}

Fig. 4. FLASH implementation of the routines appearing in FLASH.Chol_by_tiles.var3:
FLASH_Gemm_nt (left) and FLASH_Gepp_nt (right).

...tion, the current panel (or slab) of columns is updated with respect to the previous transforms and then factored.

These two factorizations are not easily formulated in terms of algorithms-by-tiles. The problem arises from the use of partial pivoting in the LU and the computation of Householder transforms for the QR factorization which require access to columns that span multiple tiles. These difficulties were overcome only recently. In [Gunter and van de Geijn 2005], the authors introduce an algorithm-by-tiles for the QR factorization with the same numerical properties and practical computational cost as the slab-oriented version of the QR factorization. This framework was showed to render an algorithm-by-tiles for the computation of the LU factorization as well,
with the same practical computational cost as the slab-oriented version of this factorization and similar numerical properties [Joffrain et al. 2005; Quintana-Ortí and van de Geijn 2008]. The key to this algorithm is a careful organization of the sequence of row permutations during the LU factorization, combining the LINPACK and LAPACK styles of pivoting. These two algorithms-by-blocks are at the basis of the current implementations of these operations for multithreaded platforms in the FLAME run-time system SuperMatrix [Chan et al. 007a; Quintana-Ortí et al. 2009], and have been also adopted in the PLASMA project [Buttari et al. 2007b; 2007a].

Both algorithms-by-tiles reflect the same algorithmic framework, shown in Figures 5–7. Upon completion, the algorithm overwrites the upper triangular part of \( A \) with the upper triangular factor resulting from the LU/QR factorization. The strictly lower triangular part of \( A \) plus the auxiliary matrix \( H \) contain information on the Gaussian/Householder transforms employed during the factorization. As corresponds to a left-looking variant, at each iteration, algorithm FACT\_BY\_TILES\_VAR3 first updates the tiles in the current panel (column of tiles) with respect to the factorization of the tiles to its left (routines UPDATE\_PANEL and UPDATE\_BLOCK; see Figure 6). Next, the LU/QR factorization of the current diagonal tile \( A_{11} \) is computed (kernel FACT); and, finally, the current iteration is completed with the factorization of the subdiagonal tiles in the current panel (routine FACT\_PANEL; see Figure 7).

In Figures 5–7, we have highlighted four basic building kernels: FACT, APPLYT, FACT\_TD, and APPLY\_TD. The first one corresponds to the basic factorization algorithm for the LU/QR factorization of a block, \( A_{11} \), and the second one to the application of the Gaussian/Householder transforms obtained during the factorization of \( A_{11} \) to a second matrix. Thus, in the LU/QR factorization, kernel FACT is used to decompose tile \( A_{11} \) as \( \tilde{P}A_{11} = \tilde{L}\tilde{U} \), while kernel APPLYT computes \( \tilde{B} = \tilde{P}^T\tilde{L}^{-1}\tilde{B} = \tilde{Q}\tilde{R} \). The other two kernels yield analogous factorizations and updates associated with a matrix composed of \( 2 \times 1 \) tiles, \( \begin{pmatrix} \tilde{B} \\ \tilde{D} \end{pmatrix} \), with the top tile \( \tilde{B} \) being upper triangular. The careful implementation of these two kernels is crucial to yield a practical, high-performance implementation of the overall procedure. We will come back to this issue in subsection 3.4, when we describe the parallelization of the kernels in multithreaded architectures.

To further illustrate the operation of the algorithms-by-tiles for the LU/QR factorizations and the effect of the basic kernels, consider the following partitionings of matrices \( A \) and \( H \) into 9 tiles each, forming two \( 3 \times 3 \) grids of tiles:

\[
A \rightarrow \begin{pmatrix} T_{00} & T_{01} & T_{02} \\ T_{10} & T_{11} & T_{12} \\ T_{20} & T_{21} & T_{22} \end{pmatrix}, \quad H \rightarrow \begin{pmatrix} L_{00} & L_{01} & L_{02} \\ L_{10} & L_{11} & L_{12} \\ L_{20} & L_{21} & L_{22} \end{pmatrix}.
\]

Then, the sequence of invocations to the basic kernels FACT, APPLYT, FACT\_TD, and APPLY\_TD is given in Figure 8.

For simplicity, in the previous presentations we did not make explicit the use of incremental pivoting during the computation of the LU factorization; see [Quintana-Ortí and van de Geijn 2008] for details. Information on the size and structure of the auxiliary matrix \( H \) can also be found there.
Algorithm: \([A, H] = \text{FACT}\text{-by-tiles, VAR3}(A, H)\]

\[
\begin{align*}
\text{Partition } & A \rightarrow \begin{pmatrix} A_{TL} & A_{TR} \\ A_{BL} & A_{BR} \end{pmatrix}, \\
& H \rightarrow \begin{pmatrix} H_{TL} & H_{TR} \\ H_{BL} & H_{BR} \end{pmatrix}
\end{align*}
\]

where \(A_{TL}, H_{TL}\) have 0×0 tiles

while \(n(A_{TL}) < n(A)\) do

Repartition

\[
\begin{align*}
& \begin{pmatrix} A_{TL} & A_{TR} \\ A_{BL} & A_{BR} \end{pmatrix} \rightarrow \begin{pmatrix} A_{00} & A_{01} & A_{02} \\ A_{10} & A_{11} & A_{12} \\ A_{20} & A_{21} & A_{22} \end{pmatrix}, \\
& \begin{pmatrix} H_{TL} & H_{TR} \\ H_{BL} & H_{BR} \end{pmatrix} \rightarrow \begin{pmatrix} H_{00} & H_{01} & H_{02} \\ H_{10} & H_{11} & H_{12} \\ H_{20} & H_{21} & H_{22} \end{pmatrix}
\end{align*}
\]

where \(A_{11}, H_{11}\) are tiles

\[
\begin{align*}
& \begin{pmatrix} A_{01} \\ A_{11} \\ A_{21} \end{pmatrix} := \text{UPDATE\_PANEL}\left( \begin{pmatrix} A_{00} \\ A_{10} \\ A_{20} \end{pmatrix}, \begin{pmatrix} A_{01} \\ A_{11} \\ A_{21} \end{pmatrix}, \begin{pmatrix} H_{00} \\ H_{10} \\ H_{20} \end{pmatrix} \right), \\
& A_{11} := \text{FACT}\left(A_{11}\right), \\
& [A_{11}, A_{21}, H_{21}] := \text{FACT\_PANEL}(A_{11}, A_{21}, H_{21})
\end{align*}
\]

Continue with

\[
\begin{align*}
& \begin{pmatrix} A_{TL} & A_{TR} \\ A_{BL} & A_{BR} \end{pmatrix} \rightarrow \begin{pmatrix} A_{00} & A_{01} & A_{02} \\ A_{10} & A_{11} & A_{12} \\ A_{20} & A_{21} & A_{22} \end{pmatrix}, \\
& \begin{pmatrix} H_{TL} & H_{TR} \\ H_{BL} & H_{BR} \end{pmatrix} \rightarrow \begin{pmatrix} H_{00} & H_{01} & H_{02} \\ H_{10} & H_{11} & H_{12} \\ H_{20} & H_{21} & H_{22} \end{pmatrix}
\end{align*}
\]

endwhile

Fig. 5. Left-looking algorithm-by-tiles for the LU and QR factorizations: General algorithmic framework. In the notation, \(n(\cdot)\) stands for the number of columns of a matrix.

3. THE RUN-TIME SYSTEM BASED APPROACH

3.1 View memory as a cache operated by a (software) run-time system

Traditional OOC algorithms employ the memory as a cache for data on disk that is explicitly managed by the programmer, who is responsible for orchestrating the transfers between memory and disk. The cache is configured with a very small number of lines (between 1 and 4), with each line capable of holding one large tile. The main reason for this is that the disk is much slower than the memory and, therefore, the use of large tiles is assumed to be necessary to amortize the cost of moving tiles between memory and disk with the amount of operations performed on these data. Alternatively, I/O latency can be hidden by employing asynchronous I/O (double-buffering); however, this approach complicates the task of the developer of OOC algorithms.

We propose a solution with two major differences from the traditional implementation:

1. In our approach, the cache is operated by a run-time system that is responsible for moving data between the cache (main memory) and the disk, unburdening the programmer from this task. This implies that there is no need to modify the algorithms-by-tiles (the codes in Figures 2–4) to include explicit calls to the transfer routines, as the run-time system makes it so that the programmer...
Algorithm: $[B] := \text{Update\_Panel}(A, B, H)$

Partition $A \rightarrow \begin{pmatrix} \mathcal{A}_{TL} & \mathcal{A}_{TR} \\ \mathcal{A}_{BL} & \mathcal{A}_{BR} \end{pmatrix}$, $B \rightarrow \begin{pmatrix} B_T \\ B_B \end{pmatrix}$, $H \rightarrow \begin{pmatrix} H_{TL} & H_{TR} \\ H_{BL} & H_{BR} \end{pmatrix}$

where $A_{TL}, H_{TL}$ have $0 \times 0$ tiles, $B_T$ is $0$ tiles high

while $n(A_{TL}) < n(A)$ do
  Repartition
  \[
  \begin{pmatrix}
  \mathcal{A}_{TL} & \mathcal{A}_{TR} \\
  \mathcal{A}_{BL} & \mathcal{A}_{BR}
  \end{pmatrix} \rightarrow
  \begin{pmatrix}
  A_{00} & A_{01} & A_{02} \\
  A_{10} & A_{11} & A_{12}
  \end{pmatrix}
  \]
  \[
  B_T \rightarrow \begin{pmatrix} B_0 \\ B_2 \end{pmatrix}
  \]
  \[
  \begin{pmatrix}
  H_{TL} & H_{TR} \\
  H_{BL} & H_{BR}
  \end{pmatrix} \rightarrow
  \begin{pmatrix}
  H_{00} & H_{01} & H_{02} \\
  H_{10} & H_{11} & H_{12}
  \end{pmatrix}
  \]

  where $A_{11}, B_1, H_{11}$ are tiles

  $B_1 := \text{ApplyT}(A_{11}, B_1)$
  $[B_1, B_2] := \text{Update\_Block}(B_1, A_{21}, B_2, H_{21})$
  Continue with
  \[
  \begin{pmatrix}
  \mathcal{A}_{TL} & \mathcal{A}_{TR} \\
  \mathcal{A}_{BL} & \mathcal{A}_{BR}
  \end{pmatrix} \rightarrow
  \begin{pmatrix}
  A_{00} & A_{01} & A_{02} \\
  A_{10} & A_{11} & A_{12}
  \end{pmatrix}
  \]
  \[
  B_T \rightarrow \begin{pmatrix} B_0 \\ B_2 \end{pmatrix}
  \]
  \[
  \begin{pmatrix}
  H_{TL} & H_{TR} \\
  H_{BL} & H_{BR}
  \end{pmatrix} \rightarrow
  \begin{pmatrix}
  H_{00} & H_{01} & H_{02} \\
  H_{10} & H_{11} & H_{12}
  \end{pmatrix}
  \]
endwhile

Algorithm: $[C, E] := \text{Update\_Block}(C, D, E, H)$

Partition $D \rightarrow \begin{pmatrix} D_T \\ D_B \end{pmatrix}$, $E \rightarrow \begin{pmatrix} E_T \\ E_B \end{pmatrix}$, $H \rightarrow \begin{pmatrix} H_T \\ H_B \end{pmatrix}$

where $D_T, E_T, H_T$ are $0$ tiles high

while $m(D_T) < m(D)$ do
  Repartition
  \[
  \begin{pmatrix}
  D_T \\
  D_B
  \end{pmatrix} \rightarrow
  \begin{pmatrix}
  D_0 & D_1 \\
  D_2
  \end{pmatrix}
  \]
  \[
  E_T \rightarrow \begin{pmatrix} E_0 \\ E_1 \\ E_2 \end{pmatrix}
  \]
  \[
  H_T \rightarrow \begin{pmatrix} H_0 \\ H_1 \\ H_2 \end{pmatrix}
  \]

  where $D_1, E_1, H_1$ are tiles

  $[C, E] := \text{ApplyT}(D_1, C, E_1)$
  Continue with
  \[
  \begin{pmatrix}
  D_T \\
  D_B
  \end{pmatrix} \rightarrow
  \begin{pmatrix}
  D_0 & D_1 \\
  D_2
  \end{pmatrix}
  \]
  \[
  E_T \rightarrow \begin{pmatrix} E_0 \\ E_1 \\ E_2 \end{pmatrix}
  \]
  \[
  H_T \rightarrow \begin{pmatrix} H_0 \\ H_1 \\ H_2 \end{pmatrix}
  \]
endwhile

Fig. 6. Left-looking algorithm-by-tiles for the LU and QR factorizations: Update the tiles in current panel w.r.t. factorizations of tiles to its left.
Algorithm: \([B, D, H] := \text{FACT PANEL}(B, D, H)\)

\[
\begin{align*}
\text{Partition } & D \rightarrow \left( \frac{D_T}{D_B} \right), \quad H \rightarrow \left( \frac{H_T}{H_B} \right) \\
\text{where } & D_T, H_T \text{ are 0 tiles high} \\
\text{while } & m(D_T) < m(D) \text{ do} \\
\text{Repartition } & \\
& \left( \frac{D_T}{D_B} \right) \rightarrow \left( \frac{D_0}{D_1} \right), \quad \left( \frac{H_T}{H_B} \right) \rightarrow \left( \frac{H_0}{H_1} \right) \\
\text{where } & D_1, H_1 \text{ are tiles} \\
\left[ \left( \frac{B}{D_1} \right), H_1 \right] & := \text{FACT TD} \left( \left( \frac{B}{D_1} \right), H_1 \right) \\
\text{Continue with } & \left( \frac{D_T}{D_B} \right) \rightarrow \left( \frac{D_0}{D_1} \right), \quad \left( \frac{H_T}{H_B} \right) \rightarrow \left( \frac{H_0}{H_1} \right) \\
\end{align*}
\]

Fig. 7. Left-looking algorithm-by-tiles for the LU and QR factorizations: Factorization of tiles in current panel.

can be oblivious to the movement of tiles between disk and memory.

(2) We view the cache as consisting of a few dozens of lines so that each tile is now smaller. Although unconventional when compared with traditional OOC algorithms, note that our view is akin to hardware caches, which also consist of a number of small-size lines. On the other hand, our software implementation of the cache accommodates a much higher degree of flexibility, as different features of the software-controlled cache (like, e.g., number of lines, replacement policy, mapping policy, etc.) can be easily tuned.

Although operating with tiles of smaller dimension may expose some I/O latency, in subsection 3.3 we will show how to avoid this by using asynchronous I/O operated by the run-time system, so that the programmer is also unburden from this task.

3.2 Configuration of the software-controlled cache

We use a set associative cache configuration. A set is a group of lines in the cache. A tile mapped onto a set can be placed anywhere within that set. Compared with a cache with direct mapping, associative caches reduce the number of misses at the cost of a more complex management. However, given that we are operating with large tiles, the overhead implied by an associative organization is negligible when compared with the transfer times. On a cache miss, we employ the least-recently used (LRU) replacement policy to decide which tile should be replaced. Finally, we implement a write-back policy; thus, the information is written only to the tile in the cache and modified cache tiles are written to disk only when they are replaced.

We next illustrate the operation of the run-time system using the Cholesky fac-
First iteration of loop in `FACT_BY_TILES_VAR3`:

<table>
<thead>
<tr>
<th>FACT(T₀₀)</th>
<th>FACT_PANEL</th>
<th>FACT_TD(T₀₀, L₁₀)</th>
<th>FACT_TD(T₂₀, L₂₀)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Second iteration of loop in `FACT_BY_TILES_VAR3`:

<table>
<thead>
<tr>
<th>UPDATE_PANEL</th>
<th>APPLY(T₀₀, T₀₁)</th>
<th>UPDATE_PANEL</th>
<th>APPLY(T₀₂)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>APPLY_TD(T₀₀)</td>
<td></td>
<td>APPLY_TD(T₂₀)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>APPLY_TD(T₂₀)</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FACT(T₁₁)</th>
<th>FACT_PANEL</th>
<th>FACT_TD(T₁, L₂₁)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Third iteration of loop in `FACT_BY_TILES_VAR3`:

<table>
<thead>
<tr>
<th>UPDATE_PANEL</th>
<th>APPLY(T₀₀, T₀₂)</th>
<th>UPDATE_PANEL</th>
<th>APPLY(T₁₂)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>APPLY_TD(T₀₀)</td>
<td></td>
<td>APPLY_TD(T₂₀)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>APPLY_TD(T₂₀)</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>UPDATE_PANEL (continued)</th>
<th>APPLY(T₁₁, T₁₂)</th>
<th>UPDATE_PANEL</th>
<th>FACT(T₂₂)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>APPLY_TD(T₂₁)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>APPLY_TD(T₂₂)</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 8. Operation of the (left-looking) algorithm-by-tiles for the LU and QR factorization and effect of the four basic building blocks, when processing a matrix composed of $3 \times 3$ tiles of dimension $t \times t$ each. Only those blocks highlighted are modified during the corresponding operation.
torization of a matrix $A$ consisting of $4 \times 4$ tiles of dimension $t \times t$ each:

$$A \rightarrow \begin{pmatrix}
T_{00} & T_{01} & T_{02} & T_{03} \\
T_{10} & T_{11} & T_{12} & T_{13} \\
T_{20} & T_{21} & T_{22} & T_{23} \\
T_{30} & T_{31} & T_{32} & T_{33}
\end{pmatrix}.$$ 

Consider, e.g., the sequence of routines (left) and corresponding kernels (right) invoked during second iteration of routine \texttt{FLASH\_Chol\_by\_tiles\_var3} (see Figure 2):

and assume that the run-time system operates on a fully associative cache (there is only one set) consisting of four lines (storage for four tiles) with the initial contents shown in Figure 9 (a) (top left corner). There, the time stamp indicates the order in which tiles where accessed (a smaller value means older) and the dirty bit specifies whether the contents of the line have been modified (“0/1”=unmodified/dirty), and, therefore, need to be written to disk if evicted from the cache.

The evolution of the system, at each one of the points identified as (b), (c), (d), . . . in the previous sequence of routines/kernels is then shown in Figure 9. Changes in the system with respect to the previous situation are highlighted in the figure.

3.3 Asynchronous I/O operated by a run-time system

The problem with the software-controlled cache-based system that we have described is that, by reducing the tile size, the time to retrieve a $t \times t$ tile from disk ($O(t^2)$ memops) may be no longer negligible compared with the cost of operating with it ($O(t^3)$ flops). We next describe how to hide I/O latency also for tiles of moderate dimension by relying on asynchronous I/O. The novelty of our approach is that we advocate for a separation of concerns so that the programmer/developer of dense linear algebra codes remains completely isolated from the asynchronous mechanism, which is handled by the same run-time system that operates the software-controlled cache.

Many dense linear algebra blocked algorithms and algorithms-by-blocks (among them, those for the Cholesky, QR and LU factorizations) share the property that once the block size is fixed, the sequence of operations that have to be performed
on the (blocks of) data is completely determined. This is an important observation that we already exploited in the formulation of the SuperMatrix run-time system scheduler for dense linear algebra codes on multithreaded architectures [Quintana-Ortí et al. 2009]. Here we will exploit this property differently, with the goal of implementing an accurate asynchronous I/O prefetch engine. Compiler-controlled prefetch strategies insert instructions to schedule prefetches with execution, usually by unrolling loops. Our prefetch mechanism employs a similar strategy, unrolling the loops of the linear algebra routines to prefetch tiles involved in future operations.

Let us describe how we incorporate asynchronous I/O into the run-time system. There are two stages during the execution of an OOC implementation of an algorithm-by-tiles in our system. In the first stage, the run-time system does a symbolic execution of the code creating a list of pending tasks (i.e., tasks that need to be executed to compute the desired operation). The entries of the list specify the task to be computed and the operands (tiles) which are involved. This process is equivalent to fully unrolling the loops in the codes: Upon completion of this first stage, the pending list contains the complete list of tasks, in the same order as they are encountered in the code. Note that, when operating with large dense linear algebra problems, the cost of creating this list is negligible compared with the cost

---

**Fig. 9.** Evolution of the software-controlled cache system during the second iteration of routine \texttt{FLASH\_Chol\_by\_tiles\_var3}. 

<table>
<thead>
<tr>
<th>Cache</th>
<th>Time stamp</th>
<th>Dirty bit</th>
<th>Tiles written to disk</th>
<th>Tiles read from disk</th>
</tr>
</thead>
<tbody>
<tr>
<td>(a)</td>
<td>T00 T10 T20 T30</td>
<td>3 1 2 3</td>
<td>T00 T10 T20 T30</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>

(b) After FLA\_Syrk(...,T10,...,T11);

<table>
<thead>
<tr>
<th>Cache</th>
<th>Time stamp</th>
<th>Dirty bit</th>
<th>Tiles written to disk</th>
<th>Tiles read from disk</th>
</tr>
</thead>
<tbody>
<tr>
<td>(c)</td>
<td>T00 T10 T11 T20</td>
<td>3 4 5 3</td>
<td>T00 T10 T11 T20</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>

(d) After FLA\_Gemm(...,T20,T10,...,T21);

<table>
<thead>
<tr>
<th>Cache</th>
<th>Time stamp</th>
<th>Dirty bit</th>
<th>Tiles written to disk</th>
<th>Tiles read from disk</th>
</tr>
</thead>
<tbody>
<tr>
<td>(e)</td>
<td>T00 T10 T20 T30</td>
<td>7 7 7 6</td>
<td>T00 T10 T20 T30</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>

(f) After FLA\_Trsm(...,T11,T21);

<table>
<thead>
<tr>
<th>Cache</th>
<th>Time stamp</th>
<th>Dirty bit</th>
<th>Tiles written to disk</th>
<th>Tiles read from disk</th>
</tr>
</thead>
<tbody>
<tr>
<td>(g)</td>
<td>T00 T10 T11 T21</td>
<td>7 7 9 8</td>
<td>T00 T10 T11 T21</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>
During the second stage, the real I/O and computation commence. The run-time system now operates with the information contained in the list of pending tasks and no reference to the application code is necessary. Here a scout thread and a worker thread collaborate to perform, respectively, I/O and computations, thus implementing the asynchronous I/O mechanism. In particular, the scout thread extracts the first task from the pending list, and checks whether the tiles for this task are already in the software-controlled cache (memory), retrieving them from disk otherwise. Once all data (tiles) are in-core for a given task, the scout thread moves the corresponding entry from the pending list to the list of ready tasks, which only contains operations with all data in memory. The scout thread repeats this cycle until the pending list is empty, stopping in case it has to synchronize with the worker thread (discussed later).

The worker thread continuously inspects the ready list for tasks to be executed till there appears one new entry in the list. It then extracts this task from the list and executes the corresponding operation. As the tiles involved by the operation are ensured to be already in-core, the worker thread needs not concern itself with I/O.

Now, consider how these two threads synchronize. The collaboration between them can be viewed as a classical buffered producer-consumer problem [Silberschatz et al. 2008]. The scout thread produces items (tasks with data in-core) that the worker thread consumes (by executing the corresponding operation), and the list of ready tasks plays the role of the buffer. The worker thread blocks when the buffer is empty (there are no ready tasks). How to prevent the scout thread from overflowing the buffer is more delicate: although the ready list could potentially grow to contain all tasks that need to be executed, a condition on tasks inserted in the ready list is that the corresponding data are in-core. Thus, as in practice the capacity of the software-controlled cache is limited, a regulation mechanism is also needed to pace the scout thread. The strategy that we have designed and incorporated into the run-time system works as follows: For each tile in the software-controlled cache, we include a counter of the number of operations in the ready list that refer to it. When the scout thread moves a task from the pending list to the ready list, it increments the counter by 1 for each one of the tiles involved in the corresponding operation which are already in the cache, or brings the tile in-core and initializes its counter to 1. When the worker thread completes the execution of a task in the ready list, it decrements the counter by 1 for each one of the tiles involved in the corresponding operation. Tiles in the software-controlled cache with a value of this counter greater than 0 are not eligible for being evicted from the cache, as there is surely one or more tasks (in the ready list) that will use them in the near future. The LRU policy selects among those tiles for which the counter equals 0 (taking into account criteria like associativity as well), moving dirty data to disk or overwriting unmodified data with the new tile(s), as dictated by the write-back policy. If no tiles can be evicted from the cache, the scout thread blocks until the worker thread completes the execution of some ready operations.

Proceeding in this manner yields a synchronization mechanism with a perfect prefetch: the scout thread knows exactly which tiles need to be moved from disk to
memory by looking into the list of pending tasks. The result is a perfect prefetch engine, with a 100% hit rate. The mechanism can be further refined: e.g., if there are multiple candidate tiles to be evicted from the cache, the scout thread can look into the pending list to select among those, implementing a policy that we could name as not-needed-soon.

Note that the operation of the run-time system very much mimics that of modern hardware equipped with a helper thread that prefetchs data so as to hide latency; see, e.g., [Lee et al. 2009] and the references therein.

3.4 Extracting parallelism for multithreaded architectures

Due to the presence of the run-time system, in the overview of the parallel codes presented in this subsection we will consider that data \((t \times t)\) tiles) are already in core.

**General approach.** We propose two approaches for the parallelization of the OOC algorithms-by-tiles in a platform equipped with multiple cores, with a thread per core in both cases. The first approach exploits the coarse-grain parallelism existing among operations (tasks) in the ready list. Although operations are inserted in this list in the order they are encountered in a sequential symbolic execution of the code, any two operations in the list can be executed concurrently (or even reordered) provided there are no (direct or indirect) data dependencies between them. Therefore, we could employ a collection of worker threads that inspect the ready list and concurrently execute operations appearing in it, provided dependencies are preserved. Although this was exploited in [Quintana-Ortí et al. 2009] in the context of a parallel execution of in-core dense linear algebra operations in general-purposed multi-core processors, there is an important difference that made us abandon this option in the OOC case. In particular, the existence of multiple threads executing different tasks/operations will stress the I/O system, which may not be fast enough to feed them. The use of a unique software-controlled cache shared by several worker threads in combination with the run-time system scout thread will require the use of smaller tiles, to maintain a long list of ready tasks (without dependencies) that expose enough parallelism to feed all cores. However, by reducing the tile size, the cost of I/O may become relevant, even when asynchronous I/O is in place. Using a distributed software-controlled cache, one per thread, also requires reducing the tile size, with similar negative consequences.

As an alternative, our parallelization approach executes the operations in the ready list in strict sequential order, but with multiple worker threads collaborating in the execution of each operation. Therefore, we will next consider the isolated parallelization of the individual tasks (kernels) that appear in the implementations of the algorithms-by-tiles for the Cholesky, LU and QR factorizations, as these are the operations (tasks) that appear in the ready list.

**Cholesky factorization.** Let us start with the Cholesky factorization. There are four kernels involved the left-looking OOC algorithm-by-tiles for this operation: \texttt{FLA\_Chol\_blk\_var1}, \texttt{FLA\_Syrk}, \texttt{FLA\_Trsm} and \texttt{FLA\_Gemm}. Given \(r = n/t\), the kernels are invoked, respectively, \(r\), \(r(r-1)/2\), \(r(r-1)/2\) and \(r^3/6 + O(r^2)\) times during the factorization. Thus, the performance of the matrix-matrix product will determine the global performance of the algorithm-by-tiles.
When the target architecture is a general-purpose multi-core architecture or a shared-memory multiprocessor, (like current platforms based on general-purpose processors from Intel, AMD or IBM,) in general high performance can be attained for kernels FLA \texttt{Syrk}, FLA \texttt{Trsm} and FLA \texttt{Gemm} by using multithreaded implementations of BLAS from the hardware manufacturer (Intel MKL, AMD ACML or IBM ESSL). The efficient parallelization of kernel FLA \texttt{Cholblkvar1} is more delicate. One possibility to extract parallelism from it is to employ the (right-looking BLAS-3 based) LAPACK legacy code \texttt{potrf} linked with a multithreaded implementation of BLAS; and better results can be obtained by employing a multithreaded implementation of the LAPACK routine in a library like MKL. However, due to the complex pattern of dependencies of this operation, in general these two solutions deliver suboptimal performance. An alternative we choose here is to employ an algorithm-by-blocks to compute this operation, combined with the SuperMatrix run-time system scheduler.

When the platform is also equipped with a many-core GPU, we rely on a native implementation (from the hardware vendor) of the matrix-matrix product to execute kernels FLA \texttt{Syrk}, FLA \texttt{Trsm} and FLA \texttt{Gemm} in the hardware accelerator. For example, NVIDIA CUBLAS provides highly efficient single-precision codes for the matrix-matrix product on its G80 and G200 graphics processors, while the symmetric rank-1 update and the triangular system solve can be built on top of it [Barrachina et al. 2008; Igual et al. 2009]. On the other hand, in order to compute the Cholesky factorization of a tile, we propose to use the hybrid CPU-GPU implementation of FLA \texttt{Cholblkvar1} described in [Barrachina et al. 2009]. We will demonstrate that, for the tile sizes considered in our experiments, the cost of moving the data between the RAM and the memory of the hardware accelerator is negligible.

\textbf{LU and QR factorizations.} Consider next the parallelization of the kernels appearing in the algorithm-by-blocks for the LU and QR factorizations presented in subsection 2.3: \texttt{Fact}, \texttt{ApplyT}, \texttt{Facttd} and \texttt{ApplyTtd}. These kernels occur, respectively, \(r\), \(r(r-1)/2\), \(r(r-1)/2\) and \(r^3/3 + O(r^2)\) times during the algorithm so that the parallel efficiency of the last one dictates the overall performance of the algorithm.

Kernel \texttt{Fact} presents an algorithmic dependency pattern much like that of the Cholesky factorization so that, in principle, we can also employ algorithms-by-blocks, for both the LU and QR factorizations, in combination with the run-time system scheduler introduced in [Quintana-Ortí et al. 2009]. However, given the minor impact of this kernel on the global parallel performance of the OOC algorithm, we have preferred to use a standard parallel solution based on the multithreaded implementations of the LU and QR factorization kernels in MKL.

The parallel application of the transforms generated during the factorization of a general dense matrix, required by kernel \texttt{ApplyT}, is simple. Consider, e.g., the QR factorization \(\tilde{A} = \tilde{Q}\tilde{R}\), where \(\tilde{A}\) is one of the tiles of the matrix being factored and let \(\tilde{B}\) denote a second tile from this matrix. Kernel \texttt{ApplyT} is responsible for the computation \(\tilde{B} := \tilde{Q}^T\tilde{B}\), where \(\tilde{Q}\) is not explicitly formed but applied as a sequence of Householder transforms using the compact WY representation. Given that \(\tilde{B}\) has a large number of columns (in our experiments, \(t \approx 5,000\)) and the
Algorithm: \[ \begin{pmatrix} R \\ D \end{pmatrix} \cdot H := \text{FACTTD} \left( \begin{pmatrix} R \\ D \end{pmatrix}, H \right) \]

Partition \[ R \rightarrow \begin{pmatrix} R_{TL} \\ R_{BL} \\ R_{BR} \end{pmatrix}, H \rightarrow \begin{pmatrix} H_T \\ H_B \end{pmatrix}, D \rightarrow \begin{pmatrix} D_L \\ D_R \end{pmatrix} \]

where \( R_{TL} \) has \( 0 \times 0 \) blocks, \( H_T \) is \( 0 \) blocks high, \( D_L \) is \( 0 \) blocks width

while \( m(R_{TL}) < m(R) \) do

Repartition
\[ \begin{pmatrix} R_{TL} \\ R_{BR} \\ R_{BL} \end{pmatrix} \rightarrow \begin{pmatrix} R_{00} \\ R_{10} \\ R_{20} \\ R_{01} \\ R_{11} \\ R_{21} \\ R_{02} \\ R_{12} \\ R_{22} \end{pmatrix}, \begin{pmatrix} H_T \\ H_B \end{pmatrix} \rightarrow \begin{pmatrix} H_0 \\ H_1 \\ H_2 \end{pmatrix}, \begin{pmatrix} D_L \\ D_R \end{pmatrix} \rightarrow \begin{pmatrix} D_0 \\ D_1 \\ D_2 \end{pmatrix} \]

where \( R_{11}, H_1, D_1 \) are blocks

\[ H_1 := \text{TRIU}(R_{11}) \]

\[ \begin{pmatrix} H_1 \\ D_1 \end{pmatrix} := \text{FACT} \left( \begin{pmatrix} H_1 \\ D_1 \end{pmatrix} \right) \]
\[ \begin{pmatrix} R_{12} \\ D_2 \end{pmatrix} := \text{APPLYT} \left( \begin{pmatrix} H_1 \\ D_1 \end{pmatrix}, \begin{pmatrix} R_{12} \\ D_2 \end{pmatrix} \right) \]

Continue with
\[ \begin{pmatrix} R_{TL} \\ R_{BR} \\ R_{BL} \end{pmatrix} \rightarrow \begin{pmatrix} R_{00} \\ R_{10} \\ R_{20} \\ R_{01} \\ R_{11} \\ R_{21} \\ R_{02} \\ R_{12} \\ R_{22} \end{pmatrix}, \begin{pmatrix} H_T \\ H_B \end{pmatrix} \rightarrow \begin{pmatrix} H_0 \\ H_1 \\ H_2 \end{pmatrix}, \begin{pmatrix} D_L \\ D_R \end{pmatrix} \rightarrow \begin{pmatrix} D_0 \\ D_1 \\ D_2 \end{pmatrix} \]

endwhile

Fig. 10. Structure-aware algorithm-by-blocks for the factorization of a matrix composed of \( 2 \times 1 \) tiles, with the top tile \( R \) being upper triangular. \( \text{TRIU}(R) \) denotes the upper triangular part of \( R \).

number of threads, \( h \), is small compared with \( t \), an efficient BLAS-3 parallelization of this kernel can be easily obtained by splitting tile \( B \) into \( t/h \) panels (blocks of columns) so that each thread is responsible for the application of all the Householder transforms to one of these panels.

The parallelization of kernel \( \text{FACTTD} \), which computes the factorization of matrix \( \begin{pmatrix} R \\ D \end{pmatrix} \) with the top tile \( R \) being upper triangular, is more challenging. In particular, special care is needed to exploit/preserve the upper triangular structure of \( R \) as, otherwise, the cost of the algorithm-by-blocks becomes significantly higher than that of the standard LU and QR factorizations. Figure 10 illustrates the implementation of this kernel. Denoting \( s = t/b \), \( \text{FACTTD} \) invokes \( s \) times kernel \( \text{FACT} \) and \( s(s-1)/2 \) times kernel \( \text{APPLYT TD} \). Although we have discussed the parallel implementation of kernel \( \text{FACT} \) earlier, the dimensions of the data involved is much smaller now: blocks of size \( b \times b \) compared with tiles of size \( t \times t \). Therefore, we do not parallelize kernel \( \text{FACT} \) when invoked from \( \text{FACTTD} \). The strategy adopted to execute kernel \( \text{APPLYT} \) in parallel when invoked from \( \text{FACTTD} \) is analogous to
Algorithm: \[
\begin{bmatrix}
C \\
E
\end{bmatrix} := \text{APPLYT}_{TD} \left( \begin{bmatrix}
H \\
D
\end{bmatrix}, \begin{bmatrix}
C \\
E
\end{bmatrix} \right)
\]

Partition \( H \rightarrow \left( \begin{bmatrix}
H_T \\
H_B
\end{bmatrix} \right), C \rightarrow \left( \begin{bmatrix}
C_T \\
C_B
\end{bmatrix} \right), D \rightarrow \left( \begin{bmatrix}
D_L \\
D_R
\end{bmatrix} \right) \)

where \( H_T, C_T \) are 0 blocks high, \( D_L \) is 0 blocks width,

while \( m(H_T) < m(H) \) do

Repartition
\[
\begin{bmatrix}
H_T \\
H_B
\end{bmatrix} \rightarrow \begin{bmatrix}
H_0 \\
H_1 \\
H_2
\end{bmatrix}, \quad \begin{bmatrix}
C_T \\
C_B
\end{bmatrix} \rightarrow \begin{bmatrix}
C_0 \\
C_1 \\
C_2
\end{bmatrix}, \quad \left( \begin{bmatrix}
D_L \\
D_R
\end{bmatrix} \right) \rightarrow \left( \begin{bmatrix}
D_0 \\
D_1 \\
D_2
\end{bmatrix} \right)
\]

where \( H_1 \) is a block, \( C_1 \) is 1 block high, \( D_1 \) is 1 block width

\[
\begin{bmatrix}
C_1 \\
E
\end{bmatrix} := \text{APPLY}_T \left( \begin{bmatrix}
H_1 \\
D_1
\end{bmatrix}, \begin{bmatrix}
C_1 \\
E
\end{bmatrix} \right)
\]

Continue with
\[
\begin{bmatrix}
H_T \\
H_B
\end{bmatrix} \rightarrow \begin{bmatrix}
H_0 \\
H_1 \\
H_2
\end{bmatrix}, \quad \begin{bmatrix}
C_T \\
C_B
\end{bmatrix} \rightarrow \begin{bmatrix}
C_0 \\
C_1 \\
C_2
\end{bmatrix}, \quad \left( \begin{bmatrix}
D_L \\
D_R
\end{bmatrix} \right) \rightarrow \left( \begin{bmatrix}
D_0 \\
D_1 \\
D_2
\end{bmatrix} \right)
\]

endwhile

Fig. 11. Structure-aware algorithm-by-blocks for the application of the transforms resulting from factorization of a matrix composed of \( 2 \times 1 \) tiles, with the top tile \( R \) begin upper triangular.

the one presented earlier: we split \( \begin{bmatrix} R_{12} \\ D_2 \end{bmatrix} \) into \( h \) panels (provided the number of columns is large relative to \( h \)) and perform the application of the transforms in parallel.

The structure-preserving algorithm-by-blocks of kernel \( \text{APPLYT}_{TD} \) is similar: see Figure 11. Here we split the \( (b + t) \times t \) matrix \( \begin{bmatrix} C_1 \\ E \end{bmatrix} \) into \( h \) panels and apply the transforms in \( \begin{bmatrix} T_1 \\ D_1 \end{bmatrix} \) concurrently using \( h \) threads.

The above discussion of the parallelization of the four kernels appearing in the LU and QR factorizations is valid when the target architecture is a general-purpose multi-core platform. Unfortunately, kernel \( \text{APPLYT}_{TD} \), which determines the parallel performance of the algorithm-by-tiles, is difficult to implement efficiently on a many-core GPU. In particular, the application of the transforms results in a fine-grained parallelism which is not well suited for GPUs. We will therefore not consider the implementation of GPU-accelerated versions of the OOC algorithms-by-tiles for the LU and QR factorizations.

4. EXPERIMENTS

All the experiments in this section were performed on three different platforms:

- TES is a workstation with two Intel Xeon QuadCore E5405 processors (8 cores) at 2.0 GHz and 8 Gbytes of DDR2 RAM (single-precision peak performance is

128 \cdot 10^9 \text{ flops per second}; i.e., 128 GFLOPS). The Intel 5400 chipset provides an I/O interface with a peak bandwidth of 1.5 Gbits/second. The disk is a SATA-I (GB0160CAABV, 7200 r.p.m.) with a total capacity of 160 Gbytes.

—ZAPG is a workstation with an AMD Phenom 9550 QuadCore processor at 2.2 GHz and 4 Gbytes of DDR2 RAM, connected to an NVIDIA GeForce 9800 GX2 GPU (single-precision peak performance is 70.4 GFLOPS for the AMD processor plus 546 GFLOPS for the GPU). The AMD chipset provides an I/O interface with a peak bandwidth of 3 Gbits/second. The system has two SATA-II disks (Seagate ST3160815AS, 7200 r.p.m.), forming a RAID-0 of 2 \times 160 Gbytes.

—TES2 is a workstation with two Intel Xeon QuadCore E5440 processors at 2.83 GHz and 16 Gbytes of DDR2 RAM (single-precision peak performance is 181.12 GFLOPS). The peak bandwidth of the I/O interface is 3 Gbits/second. The system has six SAS disks (Seagate ST3146356SS, 15.000 r.p.m.) in a RAID-0, for a total storage of 6 \times 146 Gbytes. Connected to it is an NVIDIA Tesla S1070 (single-precision peak performance of 933 GFLOPS). In our experiments with this platform, to distinguish between the use of the Intel cores from the use of a single GPU in the Tesla S1070, we will refer to these cases as TES2 and TES2G, respectively.

Multithreaded implementations of BLAS (and LAPACK) kernels were provided in MKL 10.0.1 for both the Intel and AMD multi-core processors. The implementation of the matrix-matrix product in CUBLAS 2.0 and our own implementations of several other kernels built on top of it (see, e.g., [Igual et al. 2009]) were employed for the NVIDIA GPUs. Although double-precision arithmetic is the standard in numerical applications, single-precision was employed in all experiments. On the one side, this allowed us to reduce the experimentation time; on the other, given the ratio between computational and I/O performance when operating with single-vs. double-precision arithmetic, we expect that the performance of the OOC algorithms w.r.t. the corresponding in-core version will remain constant when moving to double-precision.

4.1 Performance and tuning of basic kernels

We first analyze the performance of the in-core basic building kernels involved in the Cholesky, QR and LU factorizations. Tables I and II report the number of invocations (calls) to each basic kernel during the factorization of a square matrix of order \( n \) using the algorithms-by-tiles for the (left-looking) Cholesky, LU and QR factorizations with tile size \( t \) and \( r = n/t \). In the tables, we also report the theoretical cost (with lower order terms neglected in the expressions) and the performance of the kernels, measured in terms of flops and GFLOPS, respectively. In the LU and QR factorizations we only count “useful computations” and do not consider additional operations that are artificially introduced in order to expose more parallelism and/or cast a larger fraction of the computations in terms of matrix multiplications. In this analysis we set \( t=5,120 \) which, in our experience, was found to be an fair value for the OOC algorithms-by-tiles. (Only in the experiment with the Cholesky factorization on TES, larger tile sizes, \( t=7,680 \) and \( t=10,240 \), attained slightly higher performances for the largest problem sizes.) In the experiments we also found that, for the algorithms-by-blocks for the LU and
QR factorizations in Figures 10 and 11, the block size \( b = 64 \) was optimal in most cases.

Clearly, the performance of FLA\_Gemm will determine the efficiency of the OOC algorithm for the Cholesky factorization while the efficiency of the OOC algorithms for the LU and QR factorization is conditioned by that of kernel APPLYT\_TD. In other words, the efficiency of these kernels sets an upper bound to the GFLOPS rate that can be attained with the OOC codes, provided I/O latency is completely hidden. Whether these bounds are within reach will depend on the percentage of the flops that are cast in term of the corresponding kernel and the impact of I/O.

<table>
<thead>
<tr>
<th>Kernel</th>
<th>#calls</th>
<th>flops/call</th>
<th>GFLOPS TES</th>
<th>GFLOPS TES2</th>
<th>GFLOPS ZAPG</th>
<th>GFLOPS TES2G</th>
<th>GFLOPS UJI CUBLAS</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLA_Chol1</td>
<td>( r )</td>
<td>( \frac{r^3}{3} )</td>
<td>88</td>
<td>115</td>
<td>69</td>
<td>113</td>
<td></td>
</tr>
<tr>
<td>FLA_Syrk</td>
<td>( r(r - 1)/2 )</td>
<td>( t^3 )</td>
<td>88</td>
<td>115</td>
<td>147</td>
<td>134</td>
<td>300</td>
</tr>
<tr>
<td>FLA_Trsm</td>
<td>( r(r - 1)/2 )</td>
<td>( t^3 )</td>
<td>110</td>
<td>147</td>
<td>125</td>
<td>181</td>
<td>251</td>
</tr>
<tr>
<td>FLA_Gemm</td>
<td>( \frac{r^3}{6} + O(r^2) )</td>
<td>( 2t^3 )</td>
<td>112</td>
<td>151</td>
<td>151</td>
<td>246</td>
<td>351</td>
</tr>
</tbody>
</table>

Table I. Number of invocations and in-core performance of the basic kernels involved in the OOC algorithms-by-tiles for the Cholesky factorization operating on tiles of size \( t = 5,120 \).

<table>
<thead>
<tr>
<th>Kernel</th>
<th>#calls</th>
<th>flops/call</th>
<th>GFLOPS TES</th>
<th>GFLOPS TES2</th>
<th>GFLOPS TES2G</th>
<th>GFLOPS COLPAR</th>
</tr>
</thead>
<tbody>
<tr>
<td>FACT</td>
<td>( r )</td>
<td>( \frac{r^3}{3} )</td>
<td>27</td>
<td>37</td>
<td></td>
<td></td>
</tr>
<tr>
<td>APPLYT</td>
<td>( r(r - 1)/2 )</td>
<td>( t^3 )</td>
<td>65</td>
<td>78</td>
<td>96</td>
<td>113</td>
</tr>
<tr>
<td>FACT_TD</td>
<td>( r(r - 1)/2 )</td>
<td>( t^3 )</td>
<td>36</td>
<td>42</td>
<td></td>
<td></td>
</tr>
<tr>
<td>APPLYT_TD</td>
<td>( \frac{r^3}{3} + O(r^2) )</td>
<td>( 2t^3 )</td>
<td>52</td>
<td>65</td>
<td>55</td>
<td>82</td>
</tr>
</tbody>
</table>

Table II. Number of invocations and in-core performance of the basic kernels involved in the OOC algorithms-by-tiles for the LU and QR factorizations operating on tiles of size \( t = 5,120 \).

The two tables also illustrate the results of our efforts to improve the performance of the basic kernels. In Table I, there are two columns that display GFLOPS rates on the GPU available at TES2G, labelled as “CUBLAS” and “UJI CUBLAS”. The first one corresponds to the GFLOPS rate attained with the native implementation of the kernels in NVIDIA CUBLAS 2.0; the second column of results is attained using our own tuned implementation of these kernels, which cast most computations in terms of the matrix-matrix product [Igual et al. 2009]. Table II also shows two columns of performance data: “MTBLAS” corresponds to the parallel execution obtained by linking with the multithreaded implementation of BLAS in MKL; “COLPAR” is the performance yielded by the panel-wise parallel application of the kernels (see subsection 3.4).

Due to the higher performance of our parallel kernels (between 1.38 and 2.23 speed-up for the GPU kernels in UJI CUBLAS compared with the native CUBLAS; 1.25 and 1.50 gains from the COLPAR approach compared with the traditional multithreaded BLAS in MKL), we will employ these when evaluating the OOC routines in the next experiments.

4.2 Performance of OOC routines

Our second experiment compares the performance of several in-core and OOC algorithms for all three factorizations:

- **In-core MKL**: The (in-core) multithreaded implementations of the factorization in MKL.

- **In-core algorithm-by-blocks**: The (in-core) algorithms-by-blocks with parallelism extracted dynamically by the SuperMatrix run-time system [Quintana-Ortí et al. 2009].

- **OOC traditional**: Three- and four-tile OOC implementations with explicit invocations to I/O routines. The tile size was set in this routine to $t=5,120$. Although, in theory, using a large tile size turns the cost of moving data between disk and main memory ($O(t^2)$ disk accesses) negligible compared with the computational cost ($O(t^3)$ flops), in our experimentation we found a large drop in the disk transfer rate for tiles of dimension larger than $5,120 \times 5,120$. (We experienced similar behavior for several other current desktop systems equipped with different disks.) In these routines, parallelism was extracted implicitly by linking with a multithreaded implementation of BLAS.

- **OOC with software-controlled cache**: OOC implementation with a software-controlled cache in place operated by the run-time system to reduce the number of I/O transfers. The cache occupies 50%–75% of RAM, and is organized following a set associative configuration with $t=5,120$. Parallelism is extracted as discussed in subsection 3.4.

- **OOC with asynchronous I/O**: OOC implementation with software-controlled cache and asynchronous I/O operated by the run-time system. The configuration of the cache and the approach to extract parallelism match those of the previous case.

Figure 12 reports the performance of these routines measured in GFLOPS, with the usual count of $n^3/3$, $2n^3/3$ and $4n^3/3$ flops for the Cholesky, LU and QR factorizations of a square matrix of order $n$, respectively. (Experiments with the OOC algorithms-by-tiles for the QR factorization on non-square matrices offered similar results. We also note here that the algorithms-by-tiles for the LU and QR factorizations perform a larger number of flops than the corresponding in-core factorization routines in MKL and LAPACK; see, e.g., [Gunter and van de Geijn 2005] for details.)

The results in the figure show that the best OOC results always correspond to the implementation that overlaps computation and transfers between RAM and disk (**OOC with asynchronous I/O**). The performance of this code for the Cholesky factorization reaches 96, 136, 143 and 262 GFLOPS on tes, tes2, zapg and tes2g, respectively. This represents 85%, 90%, 94% and 74% of the performance of the
Fig. 12. Performance of the codes for the Cholesky, LU and QR factorizations on multi-core processors and GPUs.
basic kernel FLA\texttt{Gemm} in each architecture. For the LU and QR factorizations, this variant achieves, respectively, 61 and 63 GFLOPS on tes and 81 and 91 GFLOPS on tes2, which varies between 93\% and 98\% of the kernel ApplyTTD. The performance results for these two operations reveal that I/O is mostly hidden and the GFLOPS rates for the OOC algorithms are maintained as the problem size is increased, thus confirming the scalability of the solution.

To assess the benefits contributed by the use of the software-controlled cache, Table III shows the number of tiles read from or written to disk for the OOC algorithm-by-blocks with explicit I/O calls (OOC traditional) and the ones that employ a software-controlled cache (both OOC with software-controlled cache and OOC with asynchronous I/O). The results demonstrate that the software-controlled cache greatly reduces the number of tiles that are transferred between the disk and RAM.

<table>
<thead>
<tr>
<th>Matrix size (square)</th>
<th>OOC traditional</th>
<th>OOC with sw.-contr. cache</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>#reads</td>
<td>#writes</td>
</tr>
<tr>
<td>Cholesky factorization</td>
<td>51,200</td>
<td>394</td>
</tr>
<tr>
<td></td>
<td>92,160</td>
<td>661</td>
</tr>
<tr>
<td>LU factorization</td>
<td>51,200</td>
<td>1,045</td>
</tr>
<tr>
<td></td>
<td>92,160</td>
<td>5,985</td>
</tr>
<tr>
<td>QR factorization</td>
<td>51,200</td>
<td>1,045</td>
</tr>
<tr>
<td></td>
<td>92,160</td>
<td>5,985</td>
</tr>
</tbody>
</table>

Table III. Disk accesses (in terms of number of tiles read/written) attained by the OOC algorithms-by-blocks.

### 4.3 Solution of large-scale problems

Table IV reports the execution time required to compute the Cholesky, LU and QR factorization using the implementation OOC with asynchronous I/O on tes2 and tes2g. The results demonstrate that what would have been considered a very large problem only a few years ago can now be solved in a few hours using off-the-shelf hardware technology.

<table>
<thead>
<tr>
<th>Matrix size (square)</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cholesky factorization on tes2 (8 Intel Xeon E5440 cores)</td>
<td>102,400</td>
</tr>
<tr>
<td>Cholesky factorization on tes2g (NVIDIA Tesla S1070)</td>
<td>102,400</td>
</tr>
<tr>
<td>LU factorization on tes2 (8 Intel Xeon E5440 cores)</td>
<td>102,400</td>
</tr>
<tr>
<td>QR factorization on tes2 (8 Intel Xeon E5440 cores)</td>
<td>102,400</td>
</tr>
</tbody>
</table>

Table IV. Execution time (in hours, minutes, and seconds) of the algorithms-by-tiles for the Cholesky, LU and QR factorizations using the OOC run-time system with asynchronous I/O.
5. CONCLUSIONS

This paper focuses attention on programmability and how it can be achieved for OOC computations without giving up performance. It shows how a separation of concerns can be leveraged to implement OOC algorithms. The FLASH extension of the FLAME API allows the library programmer to develop code without explicit management of I/O. At run time, the library generates a task list which is then handed to a run-time system that schedules tasks and data movement. Together, this addresses the programmability problem in this domain. The present paper lays the foundation for extending these techniques to distributed memory architectures and new architectures like Intel SCC research processor [Howard et al. 2010] which has 48 cores on a single chip, a mixture of message-passing and shared memory model, and no cache coherency protocol.

Additional information

For further details on FLAME, visit http://www.cs.utexas.edu/users/flame/.

Acknowledgements

Gregorio Quintana-Ortí, Francisco Igual, Mercedes Marqués and Enrique S. Quintana-Ortí were supported by the CICYT project TIN2008-06570-C04-01 and FEDER.

We thank the other members of the FLAME team for their support.

REFERENCES


Gunter, B. C., Lee, J., Gunnels, J. A., Silberschatz, A. 1996. The design and implementation of SOLAR, a portable
Gunter, B. C. and van de Geijn, R. A. 1998a. The matrix template library: A generic programming
Gunter, B. C. and van de Geijn, R. A. 1998b. A rational approach to portable high performance: The basic linear algebra instruction set (blais) and the fixed algorithm size template (fast) library.
Siek, J. G. and Lumsdaine, A. 1998b. A rational approach to portable high performance: The basic linear algebra instruction set (blais) and the fixed algorithm size template (fast) library. In ECOOP Workshops. 468–469.


Received Month Year; revised Month Year; accepted Month Year