CS352H: Computer Systems Architecture

Topic 8: MIPS Pipelined Implementation

September 29, 2009



MIPS Pipeline

- Five stages, one step per stage
 - **IF:** Instruction fetch from memory
 - ID: Instruction decode & register read
 - EX: Execute operation or calculate address
 - MEM: Access memory operand
 - **WB:** Write result back to register




Pipeline Performance

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time	
lw	200ps	100 ps	200ps	200ps	100 ps	800ps	
SW	200ps	100 ps	200ps	200ps		700ps	
R-format	200ps	100 ps	200ps		100 ps	600ps	
beq	200ps	100 ps	200ps			500ps	
j	200ps					200ps	



Pipeline Performance





Pipeline Speedup

- If all stages are balanced
 - i.e., all take the same time
 - Time between instructions_{pipelined}

= Time between instructions_{nonpipelined}

Number of stages

- If not balanced, speedup is less
- Speedup due to increased throughput
 - Latency (time for each instruction) does not decrease



Pipelining and ISA Design

- MIPS ISA designed for pipelining
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - c.f. x86: 1- to 17-byte instructions
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage
 - Alignment of memory operands
 - Memory access takes only one cycle



Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
 - A required resource is busy
- Data hazard
 - Need to wait for previous instruction to complete its data read/write
- Control hazard
 - Deciding on control action depends on previous instruction




Structure Hazards

- Conflict for use of a resource
- In MIPS pipeline with a single memory
 - Load/store requires data access
 - Instruction fetch would have to *stall* for that cycle
 - Would cause a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
 - Or separate instruction/data caches



An instruction depends on completion of data access by a previous instruction


add	\$s0 , \$t0 , \$t1
sub	\$t2, <mark>\$s0</mark> , \$t3





Forwarding (aka Bypassing)

- Use result when it is computed
 - Don't wait for it to be stored in a register
 - Requires extra connections in the datapath






Load-Use Data Hazard


Can't always avoid stalls by forwarding

- If value not computed when needed
- Can't forward backward in time!





- Reorder code to avoid use of load result in the next instruction
- C code for A = B + E; C = B + F;






Control Hazards

- Branch determines flow of control
 - Fetching next instruction depends on branch outcome
 - Pipeline can't always fetch correct instruction
 - Still working on ID stage of branch
- In MIPS pipeline
 - Need to compare registers and compute target early in the pipeline
 - Add hardware to do it in ID stage



Stall on Branch

Wait until branch outcome determined before fetching next instruction






Branch Prediction

- Longer pipelines can't readily determine branch outcome early
 - Stall penalty becomes unacceptable
- Predict outcome of branch
 - Only stall if prediction is wrong
- In MIPS pipeline
 - Can predict branches not taken
 - Fetch instruction after branch, with no delay



MIPS with Predict Not Taken





More-Realistic Branch Prediction

Static branch prediction Based on typical branch behavior Example: loop and if-statement branches Predict backward branches taken Predict forward branches not taken Dynamic branch prediction Hardware measures actual branch behavior e.g., record recent history of each branch Assume future behavior will continue the trend When wrong, stall while re-fetching, and update history




Pipeline Summary

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation




MIPS Pipelined Datapath





Pipeline registers

- Need registers between stages
 - To hold information produced in previous cycle






Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. "multi-clock-cycle" diagram
 - Graph of operation over time

We'll look at "single-clock-cycle" diagrams for load & store




IF for Load, Store, ...






ID for Load, Store, ...






EX for Load






MEM for Load






WB for Load






Corrected Datapath for Load






EX for Store






MEM for Store






WB for Store





Multi-Cycle Pipeline Diagram

Form showing resource usage





Multi-Cycle Pipeline Diagram


Traditional form

		Time (in	clock cycle	es) ——	_	_				
		CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
e o	rogram xecution rder n instructions)									
	lw \$10, 20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back				
	sub <mark>\$11, \$</mark> 2, \$3		Instruction fetch	Instruction decode	Execution	Data access	Write back			
	add \$12, \$3, \$4			Instruction fetch	Instruction decode	Execution	Data access	Write back		
	lw \$13, 24(\$1)				Instruction fetch	Instruction decode	Execution	Data access	Write back	
	add \$14, \$5, \$6					Instruction fetch	Instruction decode	Execution	Data access	Write back




Single-Cycle Pipeline Diagram

State of pipeline in a given cycle





Pipelined Control (Simplified)






Pipelined Control


Control signals derived from instruction

As in single-cycle implementation





Pipelined Control





Concluding Remarks

- ISA influences design of datapath and control
- Datapath and control influence design of ISA
- Pipelining improves instruction throughput using parallelism
 - More instructions completed per second
 - Latency for each instruction not reduced
- Hazards: structural, data, control