CS352H: Computer Systems Architecture

Lecture 3: Instruction Set Architectures II

September 3, 2009




ISA is a Contract

- Between the programmer and the hardware:
 - Defines visible state of the system
 - Defines how the state changes in response to instructions
- Programmer obtains a model of how programs will execute
- Hardware designer obtains a formal definition of the correct way to execute instructions
- ISA Specification:
 - Instruction set
 - How instructions modify the state of the machine
 - Binary representation
- Today:
 - ISA principles
 - ISA evolution



ISA Specification



Machine state Memory organization Register organization



Architecture vs. Implementation

- Architecture defines <u>what</u> a computer system does in response to an instruction and data
- Architectural components are visible to the programmer

Implementation defines <u>how</u> a computer system does it

- Sequence of steps
- Time (cycles)
- Bookkeeping functions




Architecture or Implementation?

- Number of GP registers
- Width of memory word
- Width of memory bus
- Binary representation of: add r3, r3, r9
- # of cycles to execute a FP instruction
- Size of the instruction cache
- How condition codes are set on an ALU overflow



Machine State


- Registers (size & type)
 - PC
 - Accumulators
 - Index
 - General purpose
 - Control
- Memory
 - Visible hierarchy (if any)
 - Addressability
 - Bit, byte, word
 - Endian-ness
 - Maximum size
 - Protection





Components of Instructions

- Operations (opcodes)
- Number of operands
- Operand specifiers (names)
 - Can be implicit



- Instruction classes
 - ALU
 - Branch
 - Memory
 - ...
- Instruction encodings



Number of Operands

None	halt nop	
One	not R4	R4 ← ~R4
Two	add R1, R2	R1 ← R1+R2
Three	add R1, R2, R3	$R1 \leftarrow R2+R3$
> three	madd R4,R1,R2,R3	$R4 \leftarrow R1+(R2*R3)$



Effect of Number of Operands

Given

E = (C + D) * (C - D)


And C, D and E in R1, R2 and R3 (resp.)

3 operand machine		2 operand r	2 operand machine		
add	R3, R1, R2	mov	R3, R1		
sub	R4, R1, R2	add	R3, R2		
mult	R3, R4, R3	sub	R2, R1		
		mult	R3, R2		



Evolution of Register Organization


- In the beginning...
 - The accumulator
- Two instruction types: op & store
 - $\blacksquare A \leftarrow A \text{ op } M$
 - A ← A op *M
 - *M ← A
- One address architecture
 - One memory address per instruction
- Two addressing modes:
 - Immediate: M
 - Direct: *M
- Inspired by "tabulating" machines





The Index Register

- Add indexed addressing mode
 - $\blacksquare A \leftarrow A \text{ op } (M+I)$
 - A \leftarrow A op *(M+I)
 - *(M+I) ← A
- Useful for array processing
 - Addr. of X[0] in instruction
 - Index value in index register
- One register per function:
 - PC: instructions
 - I: data addresses
 - A: data values
- Need new instruction to use I
 - inc I
 - Cmp I





Example of Effect of Index Register


Sum = 0; for (i=0; i<n; i++) sum = sum + y[i];

	Without Index I	Register		With Ir	ndex Register	
Start:	CLR CLR	i sum	Start:	CLRA CLRX		
Loop:	LOAD AND	IX #MASK	Loop:	ADDA INCX	y(X)	
	OR	i		CMPX	n	
	STORE LOAD	IX sum		BNE	Loop	
IX:	ADD STORE LOAD ADD	y sum i #1	But what abo	<u>out</u>		
	STORE CMP	i n	Sum = 0;			
	BNE	Lоор	for (i=0; i <n; for</n; 	(j=0; j <n;< th=""><th>j++) n = sum + x[j] *</th><th>v[i]:</th></n;<>	j++) n = sum + x[j] *	v[i]:
					101	, L 1,



1964: General-Purpose Registers


- Merge accumulators (data) & index registers (addresses)
 - Simpler
 - More orthogonal (opcode independent of register)
 - More fast local storage
 - But addresses and data must be the same size
- How many registers?
 - More: fewer loads
 - But more instruction bits
- IBM 360





Stack Machines

- Register state: PC & SP
- All instructions performed on TOS & SOS
- Implied stack Push & Pop
 - **TOS** \leftarrow TOS op SOS
 - TOS \leftarrow TOS op M
 - TOS ← TOS op *M
- Many instructions are zero address!
- Stack cache for performance
 - Like a register file
 - Managed by hardware
- Pioneered by Burroughs in early 60's
- Renaissance due to JVM





Register-Based ISAs

- Why do register-based architectures dominate the market?
 - Registers are faster than memory
 - Can "cache" variables
 - Reduces memory traffic
 - Improves code density
 - More efficient use by compiler than other internal storage (stack)
 (A*B) (B*C) (A*D)
- What happened to Register-Memory architectures?
 - More difficult for compiler
 - Register-Register architectures more amenable to fast implementation
- General- versus special-purpose registers?
 - Special-purpose examples in MIPS: PC, Hi, Lo
 - Compiler wants an egalitarian register society



Stack Code Examples

A = B + C * D;E = A + F[J] + C;

push push mul push add push pushx push	D C B J F C	push mul add push pushx add add pop	D C B J F C E	load Ioad Ioad add Ioad Ioad add add	R1, D R2, C R3, R2, R1 R4, B R5, R4, R3 R6, J R7, F(R6) R8, R7, R2 R9, R5, R8
add add pop	E			store	R9, E
Pure sta	ck	One ad	dress stack		tore Arch al GP registers)
(zero ad 11 instr,	, , , , , , , , , , , , , , , , , , , ,	8 instr,	7 addr	10 instr	, 6 addr



Memory Organization

- ISA specifies five aspects of memory:
 - Smallest addressable unit
 - Maximum addressable units of memory
 - Alignment
 - Endian-ness
 - Address modes

3	2	1	0
---	---	---	---

0x10030x10020x10010x1000Bytes: any addressHalf words: even addressesWords: Multiples of 4

Little Endian: Intel, DEC

3	2	1	0
0x1003	0x1002	0x1001	0x1000


Big Endian: IBM, Motorola

0	1	2	3
0x1000	0x1001	0x1002	0x1003

Today: Configurable



Addressing Modes are Driven by Program Usage





Addressing Mode Types

immediate #n (0x1000)absolute (aka direct) register Rn (Rn) register indirect -(Rn) predecrement (Rn)+postincrement *(Rn) memory indirect *(Rn)+ postincrement indirect d(Rn) displacement d(Rn)[Rx]scaled




Why Only three Addressing Modes in MIPS?

Studies of code generated for GP computers:

- Register mode: ~50%
- Immediate + Displacement: 35% 40%
- The Vax had 27 addressing modes!
- But special-purpose ISAs make more extensive use of other modes
 - Auto-increment in DSP processing




How Many Bits for Displacement?



Depends on storage organization & compiler! DEC Alpha data



How Many Bits for Immediates?




- Same DEC Alpha study as displacement data
- A study of the Vax (with support for 32-bit immediates) showed that 20% to 25% of immediate values required more than 16 bits



Data Types

- How the contents of memory & registers are interpreted
- Can be identified by
 - Tag
 - Use



- Driven by application:
 - Signal processing: 16-bit fixed point (fractions)
 - Text processing: 8-bit characters
 - Scientific processing: 64-bit floating point
- GP computers:
 - 8, 16, 32, 64-bit
 - Signed & unsigned
 - Fixed & floating



Example: 32-bit Floating Point

- Specifies mapping from bits to real numbers
- Format
 - Sign bit (S)
 - 8-bit exponent (E)
 - 23- bit mantissa (M)
- Interpretation
 - Value = $(-1)^{S} * 2^{(E-127)} * 1.M$
- Operations:
 - Add, sub, mult, div, sqrt
- "Integer" operations can also have fractions
 - Assume the binary point is just to the right of the leftmost bit
 - $\bullet 0100 \ 1000 \ 0000 \ 1000 = 2^{-1} + 2^{-4} + 2^{-12} = 0.56274$

8

exp

23

mantissa



Instruction Types

ALU

- Arithmetic (add, sub, mult, ...)
- Logical (and, or, srl, ...)
- Data type conversions (cvtf2i, ...)
- Fused memory/arithmetic
- Data movement
 - Memory reference (lw, sb, ...)
 - Register to register (movi2fp, ...)

Control

- Test/compare (slt, ...)
- Branch, jump (beq, j, jr, ...)
- Procedure call (jal, ...)
- OS entry (trap)
- Complex
 - String compare, procedure call (with save/restore), ...



Control Instructions

- Implicit
 - $\blacksquare PC \leftarrow PC + 4$
- Unconditional jumps
 - $\blacksquare PC \leftarrow X (direct)$
 - PC \leftarrow PC + X (PC relative)
 - X can be a constant or a register
- Conditional jumps (branches): > 75% of control instr.
 - PC \leftarrow PC + ((cond) ? X : 4)
- Procedure call/return
- Predicated instructions
- Conditions
 - Flags
 - In a register
 - Fused compare and branch



Methods for Conditional Jumps

Condition codes

- Tests special bits set by ALU
 - Sometimes this is done for free
 - CC is extra state constraining instruction order
- X86, ARM, PowerPC
- Condition register
 - Tests arbitrary register for result of comparison
 - Simple
 - But uses up a register
 - Alpha, MIPS
- Fused compare and branch
 - Comparison is part of the branch
 - Single instruction
 - Complicates pipelining
 - PA-RISC, VAX, MIPS



Long Branches

- beq \$7, \$8, Label
- What if Label is "far away"?
 - PC-relative address cannot be encoded in 16 bits
- Transform to:

bne \$7, \$8, NearbyLabel j FarAwayLabel

NearbyLabel:



Predication

- Branches introduce discontinuities
- If (condition) then this

else *that*

Might translate into $R11 \leftarrow (condition)$ beq R11, R0, L1 this j L2L1: thatL2:


Forced to wait for "beq"

- With predication both *this* and *that* are evaluated but only the results of the "correct" path are kept
- (condition) *this*(not condition) *that*
- Need
 - Predicated instructions
 - Predicate registers
 - Compiler
- IA-64
 - 64 1-bit predicate registers
 - Instructions include extra bits for predicates



Exceptions/Events


- Implied multi-way branch after every instruction
 - External events (interrupts)
 - I/O completion
 - Internal events
 - Arithmetic overflow
 - Page fault
- What happens?
 - EPC ← PC of instruction causing fault
 - PC ← HW table lookup (based on fault)
 - Return to EPC + 4 (sort of)
- What about complex "lengthy" instructions?





Control Instructions: Miscellaneous

How many bits for the branch displacement?



Procedure call/return

- Should saving and restoring of registers be done automatically?
- Vax callp instruction



Instruction Formats

- Need to specify all kinds of information
 - $\blacksquare R3 \leftarrow R1 + R2$
 - Jump to address
 - Return from call
- Frequency varies
 - Instructions
 - Operand types
- Possible encodings:
 - Fixed length
 - Few lengths
 - Byte/bit variable

R: rd ← rs1 op rs2					
5	5	5	11		
RS1	RS2	RD	func		
t rd e	- re1	on in	m branch		
, 1u -	- 151	opm	16		
	5 RS1	5 5 RS1 RS2	-		

	<u>ч</u>	1.01	TO I	001131
	J: j, ja	վ		
_	6			26
	Ор			Const


Const


On RS1 RD



Variable-Length Instructions

- More efficient encodings
 - No unused fields/operands
 - Can use frequencies when determining opcode, operand & address mode encodings
- Examples
 - VAX
 - Intel x86 (byte variable)
 - Intel 432 (bit variable)
- At a cost of complicating fast implementation
 - Where is the next instruction?
 - Sequential operand location determination








Compromise: A Couple of Lengths

- Better code density than fixed length
 - An issue for embedded processors
- Simpler to decode than variable-length
- Examples:
 - ARM Thumb
 - MIPS 16
- Another approach
 - On-the-fly instruction decompression (IBM CodePack)





Next Lecture

- Finish ISA Principles
- A brief look at the IA-32 ISA
- RISC vs. CISC
- The MIPS ALU
- Hwk #1 due