A new approach to the design of reduction arrays in multipliers is presented. New insights into the general structure of multipliers combined with the notion of clever circuits permit the description of a variety of multipliers, culminating in a new design that adapts to its context by taking account of delays in wires and components.