


Formal Verification: A Business Perspective

Prakash Narain Real Intent, Inc.



Value Framework for Verification






Equivalence Checking



Stimulus Coverage: Very High (For Combinational Equivalence)



Error Coverage: Very High (Non-equivalent Logic Cones)

Targeted Risk: Very High (Synthesis and Manual design errors)



Usability: High

Real Intent Experience



Usability is critical to commercial success



Formal Methods Challenge



Enormous Computational Complexity conflicts with Usability and Automation



Real Intent Experience.



- Excellent Success with Highly Automated Applications
- Clock Domain Crossing
 - Targeted risk: Very High
 - Automated solution with Very High Error Coverage
- Timing Closure Verification
 - Targeted risk: Very High
 - Automated solution with Very High Error Coverage
- Automatic Functional Checking
 - Targeted risk: Critical
 - Highly automated solution with Medium Error Coverage



Big Things, Small Beginnings



"Why does the world need another simulator?"

Question at Verilog-XL launch

"Automatically map your current netlist to the next generation technology"

First Design Compiler Application



State of FV Business



- Formal Verification has taken roots
 - Multiple point applications are deployed
- The growth prospects are excellent
- Formal Applications may not retain their identity
 - Get absorbed in larger applications
- Large EDA companies don't value new Formal Applications
 - Tools given away for free



Research Suggestions



- Automating Error Coverage for Verification Applications is very important
- Extract incremental value when definite result was not obtained
- Leverage the advancements in hardware
 - Parallelization

