Verifying Periodic Programs with Priority Inheritance Locks

Sagar Chaki¹, Arie Gurfinkel¹, Ofer Strichman²

FMCAD, October 22, 2013

¹Software Engineering Institute, CMU ²Technion, Israel Institute of Technology

Software Engineering Institute Carnegie Mellon

Copyright 2013 Carnegie Mellon University

This material is based upon work funded and supported by the Department of Defense under Contract No. FA8721-05-C-0003 with Carnegie Mellon University for the operation of the Software Engineering Institute, a federally funded research and development center.

Any opinions, findings and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the United States Department of Defense.

NO WARRANTY. THIS CARNEGIE MELLON UNIVERSITY AND SOFTWARE ENGINEERING INSTITUTE MATERIAL IS FURNISHEDON AN "AS-IS" BASIS. CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER EXPRESSED OR IMPLIED, AS TO ANY MATTER INCLUDING, BUT NOT LIMITED TO, WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY, EXCLUSIVITY, OR RESULTS OBTAINED FROM USE OF THE MATERIAL. CARNEGIE MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT.

This material has been approved for public release and unlimited distribution except as restricted below.

This material may be reproduced in its entirety, without modification, and freely distributed in written or electronic form without requesting formal permission. Permission is required for any other use. Requests for permission should be directed to the Software Engineering Institute at permission@sei.cmu.edu.

DM-0000695

Software Engineering Institute Carnegie Mellon


Verifying Periodic Programs with Priority Inheritance Locks Chaki, Gurfinkel, Kong, Strichman © 2013 Carnegie Mellon University

2

Periodic Embedded Real-Time Software

Avionics Mission System^{*} Rate Monotonic Scheduling (RMS)

Task	Period		
weapon release	10ms		
radar tracking	40ms		
target tracking	40ms		
aircraft flight data	50ms		
display	50ms		
steering	80ms		



Domains: Avionics, Automotive *OS:* OSEK, VxWorks, RTEMS We call them **periodic programs**

*Locke, Vogel, Lucas, and Goodenough. "Generic Avionics Software Specification". SEI/CMU Technical Report CMU/SEI-90-TR-8-ESD-TR-90-209, December, 1990



Software Engineering Institute Carnegie Mellon

Verifying Periodic Programs with Priority Inheritance Locks Chaki, Gurfinkel, Kong, Strichman © 2013 Carnegie Mellon University

3

Context: Time-Bounded Verification [FMCAD'11, VMCAI'13]

Periodic Program

- Collection of periodic tasks
 - Execute concurrently with preemptive priority-based scheduling
 - Priorities respect RMS
 - Communicate through shared memory

Time-Bounded Verification

- Assertion A violated within X ms of a system's execution from initial state I?
 - A, X, I are user specified
 - Time bounds map naturally to program's functionality (e.g., air bags)

Locks

• CPU-locks, priority ceiling protocol locks [FMCAD'11, VMCAI'13]

Main focus of

this paper

Verifving Periodic P

© 2013 Carnegie Mellon University

Gurfinkel, Kong, Strichman

Inheritance Locks

priority inheritance protocol locks

Software Engineering Institute Carnegie Mellon

Periodic Program (PP)

An N-task periodic program PP is a set of tasks { τ_1 , ..., τ_N } A task τ is a tuple (I, T, P, C, A), where

- I is a task identifier = its priority
- T is a task body (i.e., code)
- P is a period
- C is the worst-case execution time
- A is the release time: the time at which task becomes first enabled

Semantics of PP bounded by time X is given by an asynchronous concurrent program:

$$k_{i} = 0; \\ \text{while } (k_{i} < J_{i} \& \& \text{wait}(\tau_{i}, k_{i})) \\ T_{i} (); \\ k_{i} = k_{i} + 1; \\ k_{i} = k_{i} + 1; \\ f \neq X/P \downarrow i \\ f \neq X$$

Priority Inheritance Protocol (PIP)

Ensure mutual exclusion when accessing shared resources

Works by dynamically raising and lowering thread priorities

- <u>Lock:</u>
 - o If lock, is available, grab it.
 - o Otherwise, block; the thread holding the lock "inherits" my priority
- <u>Unlock:</u> Release lock. Return to normal priority.

Provably avoids the **priority inversion** problem

• High-priority task is blocked on a lock held by low-priority task

However, incorrect usage leads to deadlocks

Software Engineering Institute

• In contrast to priority ceiling locks and CPU locks [FMCAD'11, VMCAI'13]

Carnegie Mellon

Our Contributions

Time-bounded verification of reachability properties of PP with PIP locks

- Based on sequentialization [LR08], but supports PIP locks
- **Challenge:** # sequentialization rounds needed for completeness cannot be statically determined

Carnegie Mellon

- Insight: whether more rounds needed can be statically determined
- **Solution:** Iterative-deepening search with fixed point check

Deadlock detection in PPs with PIP locks

- Builds dynamically the Task-Resource Graph
- Aborts if a cycle in that graph is detected

Implementation and Empirical Evaluation




Verifying Periodic Programs with Priority Inheritance Locks Chaki, Gurfinkel, Kong, Strichman

© 2013 Carnegie Mellon University

Example: A Periodic Program

Two PIP locks: 1 and 2 $l\downarrow i = acquring \ lock \ i$ $u\downarrow i = releasing \ lock \ i$




Task	Prio (I ₁)	WCET (C _i)	Period (P _i)	Arrival Time (A _i)
τ_2	2	2	10	2
τ_1	1	4	20	1
$ au_0$	0	3	40	0



Software Engineering Institute Carnegie Mellon

Verifying Periodic Programs with Priority Inheritance Locks Chaki, Gurfinkel, Kong, Strichman

© 2013 Carnegie Mellon University



• Note: A scheduling point is either a preemption (\uparrow) , a block (*), or a job end (\downarrow)

Software Engineering Institute

Carnegie Mellon Verifying Periodic Programs with Priority Inheritance Locks Chaki, Gurfinkel, Kong, Strichman © 2013 Carnegie Mellon University

9

Example: Viewing as a Round-Based Schedule 2 6 10 0 <u>u</u>l' 21 UJ 2 -eve Priority 112 UJ 1 0 1 $* * \uparrow \uparrow \downarrow \downarrow \downarrow$


• Note: A scheduling point is either a preemption (\uparrow), a block (*), or a job end (\downarrow)

Carnegie Mellon

- Define: A round ends if the scheduling point is either a block, or a job end
- Define: A round continues if the scheduling point is a preemption

Software Engineering Institute

Verifying Periodic Programs with Priority Inheritance Locks Chaki, Gurfinkel, Kong, Strichman



• Note: A scheduling point is either a preemption (\uparrow), a block (*), or a job end (\downarrow)


Carnegie Mellon

- Define: A round ends if the scheduling point is either a block, or a job end
- Define: A round continues if the scheduling point is a preemption

Software Engineering Institute


Verifying Periodic Programs with Priority Inheritance Locks Chaki, Gurfinkel, Kong, Strichman

Sequentialization With PIP locks and fixed #Rounds



- 1. Create fresh variables for each round
- 2. Distribute jobs across rounds
- 3. Execute jobs using variables for the round it is in
- 4. Equate ending value at round *i* to beginning value at round i+1
- 5. Building on prior work [VMCAI13] adding PIP locks non-trivial

Complete Algorithm: Iteratively Increase #Rounds



- Challenge: Different schedules have different number of rounds
 - #Rounds = #Jobs + #Blocks

٠


- #Blocks depends on the execution and preemption
- Solution: Start with a small number of rounds (equal to #Jobs)
 - Add more rounds iteratively till counterexample found, or fixed-point reached

Software Engineering Institute CarnegieMellon

Verifying Periodic Programs with Priority Inheritance Locks Chaki, Gurfinkel, Kong, Strichman

Overall Algorithm

- 1: function PIPVERIF(C)
- 2: $R := |\mathsf{J}|$
- 3: **loop**
- 4: $x := VERIFROUNDS(\mathcal{C}, R)$
- 5: if x = INCROUNDS then R := R + 1
- 6: else return x



Software Engineering Institute Carnegie Mellon

Verifying Periodic Programs with Priority Inheritance Locks Chaki, Gurfinkel, Kong, Strichman


© 2013 Carnegie Mellon University


Implementing VerifRounds(C,R)

Supports C programs w/ tasks, priorities, priority ceiling protocol, shared variables

Works in two stages:


- 1. Sequentialization reduction to sequential program w/ prophecy variables
- 2. Bounded program analysis: bounded C model checker (CBMC, HAVOC, ...)






- **TRG:** Node = task/lock; Edge = blocking/ownership; Cycle = deadlock
- Transitive closure of TRG maintained and updated dynamically
- Program aborts if TRG becomes cyclic (i.e., transitive closure has self-loop)

Deadlock Detection: Encoding TRG




- **TRG:** Node = task/lock; Edge = blocking/ownership; Cycle = deadlock
- Transitive closure of TRG maintained and updated dynamically
- Program aborts if TRG becomes cyclic (i.e., transitive closure has self-loop)


Software Engineering Institute Carnegie Mellon




- **TRG:** Node = task/lock; Edge = blocking/ownership; Cycle = deadlock
- Transitive closure of TRG maintained and updated dynamically
- Program aborts if TRG becomes cyclic (i.e., transitive closure has self-loop)



- **TRG:** Node = task/lock; Edge = blocking/ownership; Cycle = deadlock
- Transitive closure of TRG maintained and updated dynamically
- Program aborts if TRG becomes cyclic (i.e., transitive closure has self-loop)



- **TRG:** Node = task/lock; Edge = blocking/ownership; Cycle = deadlock
- Transitive closure of TRG maintained and updated dynamically
- Program aborts if TRG becomes cyclic (i.e., transitive closure has self-loop)



- **TRG:** Node = task/lock; Edge = blocking/ownership; Cycle = deadlock
- Transitive closure of TRG maintained and updated dynamically
- Program aborts if TRG becomes cyclic (i.e., transitive closure has self-loop)


NXTway-GS: a 2 wheeled self-balancing robot

Original: nxt (2 tasks)

- balancer (4ms)
 - Keeps the robot upright and responds to BT commands
- obstacle (50ms)
 - monitors sonar sensor for obstacle and communicates with *balancer* to back up the robot
- Ours: aso (3 tasks)
 - balancer as above but no BT
 - obstacle as above
 - bluetooth (100ms)
 - responds to BT commands and communicates with the balancer

Verified consistency of communication between tasks

Software Engineering Institute



© 2013 Carnegie Mellon University

Carnegie Mellon



Experimental Results

File	Т	J	Rn	Vars	Cls	SAT	Result
nxt.bug1a.c	29	15	15	1.4M	4.3M	26	UNSAFE
nxt.bug1b.c	58	15	15	2.5M	7.5M	54	UNSAFE
nxt.bug1c.c	61	15	15	2.6M	8.1M	57	UNSAFE
nxt.ok1.c	746	15	17	2.9M	9.0M	714	SAFE
aso.bug1a.c	73	15	15	2.7M	8.3M	68	UNSAFE
aso.bug1b.c	64	15	15	2.6M	8.0M	59	UNSAFE
aso.bug1c.c	33	15	15	1.7M	5.1M	29	UNSAFE
aso.ok1.c	4148	15	19	3.5M	10.9M	4,088	SAFE
aso.bug2a.c	43	15	15	1.6M	4.9M	39	UNSAFE
aso.bug3a.c	48	15	15	1.7M	5.1M	45	UNSAFE
aso.bug3b.c	35	15	15	1.5M	4.6M	32	UNSAFE
aso.bug3c.c	55	15	15	1.6M	4.9M	52	UNSAFE
aso.ok3.c	879	15	16	1.8M	5.5M	866	SAFE
aso.bug4a.c	63	15	15	2.0M	6.1M	58	UNSAFE
aso.bug4b.c	908	15	16	2.1M	6.4M	898	UNSAFE
aso.ok4.c	3047	15	17	2.2M	6.7M	3,027	SAFE



Software Engineering Institute Car

CarnegieMellon

Related, Ongoing and Future Work

Related Work

- Sequentialization of Periodic Programs with CPU locks and priority ceiling protocol locks (FMCAD'11, VMCAI'13)
- Sequentialization of Concurrent Programs (Lal & Reps '08, and others)
- Sequentialization of Periodic Programs (Kidd, Jagannathan, Vitek '10)
- Verification of periodic programs using SPIN (Florian, Gamble, & Holzmann '12)
- Verification of Time Properties of (Models of) Real Time Embedded Systems
- Model Checking Real-Time Java using JPF (Lindstrom, Mehlitz, and Visser '05)

Ongoing and Future Work

- Verification without the time bound
- Memory Consistency based Sequentialization
- Abstraction / Refinement
- Modeling physical aspects (i.e., environment) more faithfully
- More Examples





Software Engineering Institute Carnegie Mellon

Verifying Periodic Programs with Priority Inheritance Locks Chaki, Gurfinkel, Kong, Strichman

© 2013 Carnegie Mellon University

Contact Information

Presenter

Sagar Chaki SSD Telephone: +1 412-268-5800 Email: <u>chaki@sei.cmu.edu</u>

U.S. mail: Software Engineering Institute Customer Relations 4500 Fifth Avenue Pittsburgh, PA 15213-2612 USA

Web:

Customer Relations

www.sei.cmu.edu Email: info@sei.cmu.edu http://www.sei.cmu.edu/contact.cfm Telephone: +1 412-268-5800 SEI Phone: +1 412-268-5800

SEI Fax: +1 412-268-6257



Software Engineering Institute Carnegie Mellon

25

QUESTIONS?



© 2013 Carnegie Mellon University