

CATEGORICAL SEMANTICS OF DIGITAL CIRCUITS

Dan R. Ghica and Achim Jung
FMCAD 2016




UNIVERSITY OF
BIRMINGHAM



The Geometry
of Synthesis

VERITYGOS.ORG



VS

File Edit View Navigation Try Tactics Templates Queries Tools Compile Windows Help



Arith.v Arith_base.v PeanoNat.v

```
revert m; induction n; destruct m; simpl; rewrite ?IHn; split; auto; easy.
```

Lemma compare_lt_iff $n \ m : (n \leq m) = Lt \leftrightarrow n < m$.

Proof.

```
revert m; induction n; destruct m; simpl; rewrite ?IHn; split; try easy.
- intros _. apply Peano.le_n_S, Peano.le_0_n.
- apply Peano.le_n_S.
- apply Peano.le_S_n.
```

Qed.

Lemma compare_le_iff $n \ m : (n \leq m) \leftrightarrow Gt \leftrightarrow n \leq m$.

Proof.

```
revert m; induction n; destruct m; simpl; rewrite ?IHn.
- now split.
- split; intros. apply Peano.le_0_n. easy.
- split. now destruct 1. inversion 1.
- split; intros. now apply Peano.le_n_S. now apply Peano.le_S_n.
```

Lemma compare_antisym $n \ m : (m \leq n) = CompOpp (n \leq m)$.

Proof.

```
revert m; induction n; destruct m; simpl; trivial.
```

Qed.

Lemma compare_succ $n \ m : (S \ n \leq S \ m) = (n \leq m)$.


2 subgoals
 $n : \text{nat}$
 $\text{IHn} : \forall m : \text{nat}, (n \leq m) \leftrightarrow Gt \leftrightarrow n \leq m$
 $m : \text{nat}$
 $H : n \leq m$ (1/2)
 $S \ n \leq S \ m$ (2/2)
 $n \leq m$

BENEFITS OF SYNTACTIC REASONING

- formalisation
- soundness and completeness not an issue
- robustness to changes
- manipulating open terms
- partial evaluation // supercompilation
- symbolic execution // abstract interpretation
- success story in PLs: operational semantics // types // logics


CAN WE REASON
EQUATIONALLY
SYNTACTICALLY
OPERATIONALLY
ABOUT CIRCUITS?

COMBINATIONAL FEEDBACK





if c then $F(G(x))$ else $G(F(x))$

“PROPS”



COMPOSITION



SOUND AND COMPLETE AXIOMS:

***STRICT SYMMETRIC TRACED
MONOIDAL CATEGORY***


=

DIAGRAMS WITH FEEDBACK
(UP TO TOPOLOGICAL ISOMORPHISM)

=


EQUATIONAL FRAMEWORK
FOR CIRCUITS (NETLIST)

EXAMPLE OF EQUATION




$$(f \cdot f') \otimes (g \cdot g') = (f \otimes g) \cdot (f' \otimes g')$$

EXAMPLE OF EQUATION



$$\text{Tr}(f \cdot (g \otimes n)) = \text{Tr}((g \otimes m) \cdot f)$$

EXAMPLE OF PROPOSITION




$$\text{Tr}^q(g \cdot (m \otimes \text{Tr}^p(f') \otimes n) \cdot h) = \text{Tr}^{p+q}((p \otimes g) \cdot (\mathbf{x}_{p,m} \otimes r) \cdot f' \cdot (\mathbf{x}_{m,p} \otimes r) \otimes n) \cdot (p \otimes h))$$

Equational \iff Diagrammatic



SMALL AXIOMS

Streaming: For any levels $\mathbf{v} = v \otimes v'$ and gate k , $(\delta^2 \otimes \mathbf{v}) \cdot \nabla_2 \cdot k = ((\delta^2 \cdot k) \otimes (\mathbf{v} \cdot k)) \cdot \nabla_1$.




PRODUCT : KEY PROPERTY

$\forall f.$




$$\langle f, f \rangle = \Delta_n \cdot (f \otimes f) = f \cdot \Delta_m \quad f \cdot \mathbf{w}^m = \mathbf{w}^m.$$

DIAGRAMMATIC PROOF




induction

DIAGRAMMATIC PROOF




$$f \cdot j = l$$

DIAGRAMMATIC PROOF




diagrammatic reasoning

DIAGRAMMATIC PROOF




induction hypothesis

DIAGRAMMATIC PROOF




diagrammatic reasoning

DIAGRAMMATIC PROOF



lemma

DIAGRAMMATIC PROOF




diagrammatic reasoning

EQUATIONS \Rightarrow SPECS


DIAGRAMS \Rightarrow CALCULATIONS

FEEDBACK + PRODUCT = “CONTROL-FLOW” ITERATION




$$\text{iter}^n(f) = \text{Tr}^n(f \cdot (\Delta_n \otimes n)) : m \rightarrow n$$

Iteration: $\text{iter}(f) = \langle m, \text{iter}(f) \rangle \cdot f$




COMBINATIONAL FEEDBACK




open


COMBINATIONAL FEEDBACK



COMBINATIONAL FEEDBACK




COMBINATIONAL FEEDBACK




Obs: Unmatched delays lead to different behaviour (as they should).


GRAPH REWRITE




GRAPH REWRITE




GRAPH REWRITE




GRAPH REWRITE




GRAPH REWRITE



TRANSISTOR-LEVEL (MOSFET)



TRANSISTOR-LEVEL (MOSFET)



RELATED WORK

- **HLS** : Sheeran, Luk, Singh
- **Semantics** : Meldler, Shiple, Berry
- **Diagrammatics** : Kissinger, Coecke, Abramsky
- **Systems** : Sobocinsky, Zanasi, Bronchi
- **Category theory** : Baez, Stay, Cazanescu, Stefanescu

CONCLUSION

- the interplay of **equations** and **diagrams**
- full automation of (partial) evaluation
- a new foundation for HW modelling
- compositional VHDL/Verilog