



A Paradigm Shift in Verification Methodology

Pranav Ashar

Real Intent, Inc.

FMCAD, October 2016


The New Paradigm

Generic Tools


*RTL & Netlist Simulators
Formal Equivalence Checker
Assertion-based Formal Tool
Static Timing Analyzer*



Targeted Solutions




New Failure Modes are Very Real



- **High performance**
 - Includes high speed ARM11 cores & caches and over 10 application acceleration engines
 - Needs thorough analysis to ensure correct functionality
- **Complex**
 - Complex clock domain interactions
 - Many reset domains
 - Several asynchronous interfaces: Processor, caches, application engines, low-latency integrated memory, system and networking interfaces
- **Large: >250M gates**
 - Needs massive capacity for the design analysis
- **High risk for silicon failure**
 - Insidious bugs found late in the process

Cavium CNS3420 SoC Processor , designed specifically for Networking Devices with full offloading and hardware support for network stack, IP/SSL Security, RAID and NAT.


The Left Shift





- Start verification earlier
- Compress the development cycle
- Sign-off level confidence
- Lower Cost

Cost of a bug increases exponentially with each stage of the design process


A Manifestation of the New Paradigm





- **High-Value** verification targets
 - CDC, Reset, Constraints, Exceptions, X-safety etc
 - Beyond & complement existing flows (Simulation + STA)
- **Systematic** convergence
 - Setup + Semantic Analysis + Formal Analysis
 - Execute -> Review -> Iterate
- **Use Model**
 - Accuracy, Capacity, Debug, Data Mgmt



A Manifestation of the New Paradigm



- **High-Value** verification targets
 - CDC, Reset, Constraints, Exceptions, X-safety etc
 - Beyond & complement existing flows (Simulation + STA)
- **Systematic** convergence
 - Framing + Scoping + Sign-off
 - Execute -> Review -> Iterate
- **Use Model**
 - Accuracy, Capacity, Debug, Data Mgmt




Hidden Cost Without the New Tools: Over-design



- Many examples:
 - Extra latency on async crossings
 - Paths that could be exceptions are timed in STA
 - Explicitly reset every FF
 - Synchronous reset where Async reset could've worked

Hidden Cost Without the New Tools: Over-design

- Many examples:
 - Extra latency on async crossings
 - Paths that could be exceptions are timed in STA
 - Explicitly reset every FF
 - Synchronous reset where Async reset could've worked




STA constrains the normal timing paths 

Problem: Assertion of SOFT_RST_A creates an untimed path 

Hidden Cost Without the New Tools: Over-design


- Many examples:
 - Extra latency on async crossings
 - Paths that could be exceptions are unnecessarily timed in STA
 - Explicitly reset every FF
 - Synchronous reset where Async reset could've worked



Debug in the New Paradigm

Debug is a Major Bottleneck in Verification

- Customers spending >50% verification effort in Debug



- Verification complexity requires advanced class and macro debug
- Debug methodology shift from signals → Class / Transactions

Tool Guides Debug

Example: CDC-Glitch

iDebug: Meridian CDC for design minsoc_top run in meridian_project

File Edit Analysis Engine Actions Manage Policy Help

Crossing Path Blocking Conditions Control Feedback Path Debug Cone
 Control Crossing Glitch Conditions Sync to Data Path Source Schematic New Waive Location
 Debug Path Control Association Path Sync to Feedback Path View Set Status Open Editor

Policy Run 1 All Commands

ViewCriteria

- REVIEW
 - CLK_GROUPS (4)
 - I_BLACK_BOX (2)
 - I_CLK_TREES (3)
 - I_CLK_DOMAINS (4)
 - I_RST_SIGNAL (1)
- MCDC_ANALYSIS_CHECKS
 - W_ASYNC_RST_FLOPS (1...)
 - W_CNTL (19)
 - W_DATA (315)
 - W_FANOUT (1)
 - W_GLITCH (6)


ERROR Chart View

19 136 315

W_GLITCH


Rows Per Page All Show/Hide Columns Commit Reset Multi-Column Sort K < showing all 6 entries >

Rule	DataIn	GlitchInput	GlitchOutput	Location	ClockDomains
1	1	ethmac.maccontrol1.receivecontrol1.PauseTimer[4:0]	ethmac.maccontrol1.recei...	eth_receivecontrol...	eth_rx_clk_RI_W::eth_
2	2	ethmac.ethreg1.PACKETLEN_0.DataOut[4:0]	ethmac.txethmac1.Packet...	eth_txethmac.v:429	CLKDV_RI_W::eth_tx_
3	3	ethmac.ethreg1.MODER_1.DataOut[4]	ethmac.rxethmac1.RxStart...	eth_rxethmac.v:411	CLKDV_RI_W::eth_rx_
4	4	ethmac.maccontrol1.transmitcontrol1.CtrlMux	ethmac.wishbone.TxAbort...	eth_wishbone.v:1925	eth_tx_clk_RI_W::CLKD
5	5	ethmac.maccontrol1.transmitcontrol1.CtrlMux	ethmac.wishbone.TxDone...	eth_wishbone.v:1908	eth_tx_clk_RI_W::CLKD
6	6	ethmac.ethreg1.CTRLMODER_0.DataOut[2]	ethmac.TxPauseRq_sync1	ethmac.v:950	CLKDV_RI_W::eth_tx_
7	6	ethmac.ethreg1.TXCTRL_2.DataOut[0]	ethmac.TxPauseRq_sync1	ethmac.v:950	CLKDV_RI_W::eth_tx_



Moral Hazard (1)

- Better tools => Designers take more risks




Mode 1: Clk1 and Clk2 are synchronous

Mode 2: Clk1 and Clk2 are asynchronous

Sneaky path causes a glitch


Moral Hazard (2)

- Better tools => Methodology is irrelevant




Moral Hazard (2)

RTL ✓



NETLIST ✗



RTL



Synthesis / Optimization

Overall Impact of the New Paradigm is Salutory




- ✓ Exhaustive - No test benches
- ✓ Quick start and minimal setup
- ✓ Early detection - Helps prepare the design for simulation
- ✓ Sign-off on failure modes that are hard for simulation
- ✓ Address simulation's limited semantics e.g. x-prop
- ✓ Parallelizes verification: Reduced simulation
- ✓ Shorter debug cycle time

Narrows the Verification Gap


A New-Paradigm Template: X-Safety

Problem: Synthesis optimizes logic without knowing that X-pessimism is introduced
Observed in actual netlists




A New-Paradigm Template: X-Safety

Problem: Synthesis optimizes logic without knowing that X-pessimism is introduced
Observed in actual netlists



“Trivial” Problem Needs State-of-art Algorithms


- X-pessimism analysis is conceptually a QBF problem



Is there a combination of $V_{\text{Not } X}$ such that the value of V_{Out} is the same for all projections of V_X ?


$V_{\text{Not } X}$ and V_X are dynamic subsets of V_{In}

RTL and Netlist Simulations are Inaccurate in the Presence of X




X-Safe Design Is a High-Value Target

- Simulation behavior inaccurate
 - X's cause bugs to be missed at RTL
 - X's cause unnecessary additional X's at netlist
- Difficult to verify initialization in the presence of X's
- Gate level simulation bring up times are impacted by X's
 - Massive productivity loss



Focus in on the Problem and Develop a Complete and Systematic Solution



- X's appear in netlist simulations that were not in RTL simulations due to pessimism and due to real X's that were masked by optimism in RTL
- Must resolve the optimism at RTL and then correct the pessimism in netlist simulations to avoid simulation differences at netlist.

Context-Smart Reporting and Debug

Sorting is by XIN risk factor

Number of control signals that it can propagate to

Number of data signals that it can propagate to



Type of X-source

If (Xin)
Xout <= X;

Status tracking and User Comments

RuleDataId	Command	Mode	Signal	XsrcType	Xin	Xout	EngineComments	RuleContentStatus	Comments
1	verify	Optimism	wb_adr_i[2:0]	User(Input)	48	16		Waived	waive, add monitor
2	verify	Optimism	wb_stb_i	User(Input)	40	40		New	
3	verify	Optimism	wb_cyc_i	User(Input)	40	40		ToBeFixed	
4	verify	Optimism	wb_ack_o					New	
5	verify	Optimism	wb_dat_i[7:0]					Deferred	
6	verify	Optimism	byte_controller...					Waived	waive, add samplin ...
7	verify	Optimism	scl_pad_i					Waived	
8	verify	Optimism	sda_pad_i	User(Input)	0	1		Waived	
9	verify	Optimism	wb_dat_o[7:0]	UnInitFlop	0	1		Waived	

Another New-Paradigm Example: CDC



- **The Metastability Problem**

- When input changes within setup/hold window, the output of the flop becomes metastable, could settle into either 0 or 1


- **The Challenges**

- Hard to detect and diagnose (with simulation or in the lab)
- Very high number of CDC crossings
- Variety of ways of implementing the crossings

- **Impact**

- Chip failure in the field
- Expensive to fix

Another New-Paradigm Example: CDC




• The Metastability Problem

- When input changes within setup/hold window of the flop, the flop becomes metastable and can take a long time to settle to a valid state
- Difficult to detect and diagnose (with simulation or in the lab)
- Very high number of CDC crossings
- Variety of ways of implementing the crossings


• Impact

- Chip failure in the field
- Expensive to fix


Typical CDC Issues



Data loss in fast to slow transfer




Improper data enable sequence




Re-convergence of synced signals

Typical CDC Issues




Data loss in fast to slow transfer




Data enable sequence

Understand the failure modes



Re-convergence of synced signals

Systematic CDC Methodology



Important checks Setup stage

- Missing clocks and derived clocks
- Missing clock relationships
- Missing boundary conditions
- Missing resets
- Conflicts between env specs and/or design


Important Checks Structural analysis

- DATA and CNTL
- Glitch
- CNTL with multiple fanouts
- Reconvergence
- Resets crossing domains

Important Checks Formal analysis

- Data Stability
- Pulse Width
- Glitch Analysis
- GRAY CODE Checks

Systematic CDC Methodology



Important checks Setup stage

- Missing clocks and derived clocks
- Missing clock relationships
- Missing boundary conditions
- Missing resets
- Conflicts between env specs and/or design


Important Checks Structural analysis

- DATA and CNTL
- Glitch
- CNTL with multiple fanouts
- Reconvergence
- Resets crossing domains

Important Checks Formal analysis


- Data Stability
- Pulse Width
- Glitch Analysis
- GRAY CODE Checks

Formal CDC Verification



Formal Analysis	Description
Data stability	Check for safe data crossings across asynchronous clock domains
Gray code	Check that FIFO-related reconvergent control signals are Gray coded
Glitch analysis	Check that there is no glitch in the combinational circuit that can cause an incorrect value to be captured
Pulse width	Check that control crossings are held long enough to be sampled at the receiving domain

Formal CDC Verification




Implicit Generation of Assertions

Formal Analysis	Description
Data stability	Check that there are no data crossings across clock domains
Gray code analysis	Check that FIFO-related reconvergent control signals are Gray coded
Combinational analysis	Check that there is no glitch in the combinational circuit that can cause an incorrect value to be captured
Pulse width	Check that control crossings are held long enough to be sampled at the receiving domain

Basic Data Stability Check

- Rising/Falling transition on Tx Flop lead to Rising/Falling transition on Rx Flop at next edge or Rx Clock.



Glitch-Aware Check


- Opposing transitions on TxFlops lead to a glitch on Rx Flop

+ W_DATA_GLITCH

Rows Per Page All Show/Hide Columns Commit

RuleDataId	Signal	ReceivingFlop
1	xmitData_reg...	rcvDataOut_reg_Q

ID	Signal	Glitch Annotation
	xmitData_reg.Q	Rising
	notXmitDataVZ	Falling
	firstAnd.Z	Falling
	firstOr.Z	Static-1-Glitch
	rcvDataOut_reg.Q	Static-1-Glitch
	xmitData_reg.Q	Rising
	secondAnd.Z	Rising
	firstOr.Z	Static-1-Glitch
	rcvDataOut_reg.Q	Static-1-Glitch
	xmitData_reg.Q	Rising
	thirdAnd.Z	Logic-0
	firstOr.Z	Static-1-Glitch
	rcvDataOut_reg.Q	Static-1-Glitch
	xmitSigSync3_reg.Q	Logic-0
	XORrcvTranDtct.Z	Logic-0



Formal CDC Verification



- Parallel Formal for high throughput
 - Almost 100% coverage of failure trace, pass or deep-bounded pass
- Constraints support
 - Enable SVA/PSL constraints on the fly
 - Extract constraint dependence
 - Show in the debug
- Flexible tool control
 - Fast (re)start of formal analysis iterations
 - Inform users on formal run progress and completion status

Formal CDC Verification



- Parallel Formal for high throughput
 - Almost 100% coverage of failure trace, pass or deep checked pass
- Constraints support
 - Enable SVA/PSL constraints
 - Extract constraints
 - Show in the
- Enable throughput and deep-checking in formal analysis
- Start of formal analysis iterations
- Inform users on formal run progress and completion status

Context-Smart Debug

iDebug: Meridian CDC for design minsoc_top run in meridian_project

File Edit Analysis Engine Actions Manage Policy Help

⚠ Crossing Path
⚠ Blocking Conditions
⏪ Control Feedback Path
🔍 Debug Cone
📄 Source
🔗 Schematic
📄 New
✅ Waive
📄 Location

⚠ Control Crossing
⚠ Glitch Conditions
⏪ Sync to Data Path
🔍
⚠ Fix

🔍 Debug Path
📄 Control Association Path
⏪ Sync to Feedback Path
🔍
🔍 Defer
🔍 Set Status
🔍 Open Editor

Policy

Run 1 All Commands

ViewCriteria

- REVIEW
 - CLK_GROUPS (4)
- INFO
 - I_BLACK_BOX (2)
 - I_CLK_TREES (3)
 - I_CLK_DOMAINS (4)
 - I_RST_SIGNAL (1)
- MCDC_ANALYSIS_CHECKS
 - ERROR
 - W_ASYNC_RST_FLOPS (1...)
 - W_CNTL (19)
 - W_DATA (315)
 - W_FANOUT (1)
 - W_GLITCH (6)

ERROR Chart View


19 136 315

W_GLITCH


Rows Per Page All Show/Hide Columns Commit Reset Multi-Column Sort

K < showing all 6 entries >

Rule	DataIn	GlitchInput	GlitchOutput	Location	ClockDomains
1	1	ethmac.maccontrol1.receivecontrol1.PauseTimer[4:0]	ethmac.maccontrol1.recei...	eth_receivecontrol...	eth_rx_clk_RI_W::eth_
2	2	ethmac.ethreg1.PACKETLEN_0.DataOut[4:0]	ethmac.txethmac1.Packet...	eth_txethmac.v:429	CLKDV_RI_W::eth_tx_
3	3	ethmac.ethreg1.MODER_1.DataOut[4]	ethmac.rxethmac1.RxStart...	eth_rxethmac.v:411	CLKDV_RI_W::eth_rx_
4	4	ethmac.maccontrol1.transmitcontrol1.CtrlMux	ethmac.wishbone.TxAbort...	eth_wishbone.v:1925	eth_tx_clk_RI_W::CLK
5	5	ethmac.maccontrol1.transmitcontrol1.CtrlMux	ethmac.wishbone.TxDone...	eth_wishbone.v:1908	eth_tx_clk_RI_W::CLK
6	6	ethmac.ethreg1.CTRLMODER_0.DataOut[2]	ethmac.TxPauseRq_sync1	ethmac.v:950	CLKDV_RI_W::eth_tx_
7	6	ethmac.ethreg1.TXCTRL_2.DataOut[0]	ethmac.TxPauseRq_sync1	ethmac.v:950	CLKDV_RI_W::eth_tx_



Context-Smart Debug




The image displays the IDebug interface for a Meridian CDC design. The main window shows a table of error rules under the 'W_GLITCH' category. A yellow banner with the text 'Enable Systematic Closure' is overlaid on the interface, with dashed blue arrows pointing from the banner to the 'W_GLITCH' table and the circuit diagram below.

Rule	Data	GlitchInput
1	1	ethmac.maccontrol1.receivecontrol1.PauseTimer[4:0]
2	2	ethmac.ethreg1.PACKETLEN_0.DataOut[4:0]
3	3	ethmac.ethreg1.MODER_1.DataOut[4]
4	4	ethmac.maccontrol1.transmitcontrol1.v:1925.eth_tx_clk_RI_W::CLKDV
5	5	ethmac.maccontrol1.transmitcontrol1.v:1908.eth_tx_clk_RI_W::CLKDV
6	6	ethmac.ethreg1.CTR[0]
7	6	ethmac.ethreg1.v:950.ethmac.v:950.CLKDV_RI_W::eth_tx_

The circuit diagram below shows a block with inputs DataIn, Reset, SyncReset, and Write, and output DataOut. It is connected to a TxFlow signal, which is then processed by a logic gate and two D flip-flops (q_sync1 and q_sync2). A W_GLITCH signal is shown as a green waveform on the output of the second flip-flop.

Scope Based Reporting: Simultaneous Chip Level and Block level results

- ModuleScope - the scope of the design violation is well contained in
- Available for all the rules
- Accessible through GUI or CLI for quick debug/SignOff




The screenshot shows the iDebug interface for a Meridian CDC design. The main window displays a table of 19 violations. The columns are Signal, ReceivingFlop, SyncFlop, ModuleScope, and Comments. A red dashed box highlights the ModuleScope column, which shows the scope of each violation, such as 'work.ethmac' or 'work.eth_wishbone'. The bottom of the screenshot features a blue banner with the text 'Speeds up CDC signoff by 3X'.

Signal	ReceivingFlop	SyncFlop	ModuleScope	Comments
1 ethmac.RxAbort_wb	ethmac.RxAbortRst_sync1	ethmac.RxAbortRst	work.ethmac	
2 ethmac.ethreg1.TXCTRL_2.DataOut[0]	ethmac.TxPauseRq_sync1	ethmac.TxPauseRq_sync2	work.ethmac	
3 ethmac.ethreg1.CTRLMODER_0.DataOut[2]	ethmac.TxPauseRq_sync1	ethmac.TxPauseRq_sync2	work.ethmac	
4 ethmac.ethreg1.SetRxClrq_sync2	ethmac.ethreg1.ResetRxClrq...	ethmac.ethreg1.ResetRx...	work.eth_registers	
5 ethmac.ethreg1.MODER_1.DataOut[4]	ethmac.rxethmac1.RxStartFr...	ethmac.rxethmac1.RxSta...	work.ethmac	
6 ethmac.ethreg1.PACKETLEN_3.DataOut[6:0]	ethmac.txethmac1.PacketFini...	ethmac.txethmac1.Packet...	work.ethmac	
7 ethmac.ethreg1.MODER_1.DataOut[2:1]	ethmac.txethmac1.PacketFini...	ethmac.txethmac1.Packet...	work.ethmac	
8 ethmac.ethreg1.MODER_1.DataOut[7:5]	ethmac.txethmac1.PacketFini...	ethmac.txethmac1.Packet...	work.ethmac	
9 ethmac.wishbone.TxStatus[12:11]	ethmac.txethmac1.PacketFini...	ethmac.txethmac1.Packet...	work.ethmac	
10 ethmac.ethreg1.COLLCNF_2.DataOut[3:0]	ethmac.txethmac1.PacketFini...	ethmac.txethmac1.Packet...	work.ethmac	
11 ethmac.ethreg1.PACKETLEN_0.DataOut[7:0]	ethmac.txethmac1.PacketFini...	ethmac.txethmac1.Packet...	work.ethmac	
12 ethmac.ethreg1.PACKETLEN_1.DataOut[7:0]	ethmac.txethmac1.PacketFini...	ethmac.txethmac1.Packet...	work.ethmac	
13 ethmac.ethreg1.PACKETLEN_2.DataOut[7:0]	ethmac.txethmac1.PacketFini...	ethmac.txethmac1.Packet...	work.ethmac	
14 ethmac.wishbone.BlockingTxStatusWrite	ethmac.wishbone.BlockingTx...	ethmac.wishbone.Blockin...	work.eth_wishbone	
15 ethmac.wishbone.Busy_IRQ_sync2	ethmac.wishbone.Busy_IRQ_s...	ethmac.wishbone.Busy_I...	work.eth_wishbone	
16 ethmac.wishbone.RxAbortSync2	ethmac.wishbone.RxAbortSyn...	ethmac.wishbone.RxAbor...	work.eth_wishbone	
17 ethmac.wishbone.LatchedRxStartFrm	ethmac.wishbone.SyncRxStar...	ethmac.wishbone.SyncRx...	work.eth_wishbone	
18 ethmac.wishbone.WriteRxDataToFifo	ethmac.wishbone.WriteRxDat...	ethmac.wishbone.WriteR...	work.eth_wishbone	
19 ethmac.wishbone.WriteRxDataToFifo	ethmac.wishbone.LatchedRxStartFrm	ethmac.wishbone.WriteR...	work.eth_wishbone	

Scope Based Reporting: Simultaneous Chip Level and Block level results


- ModuleScope - the scope of the design violation is well contained in
- Available for all the rules
- Accessible through GUI or CLI for quick debug/SignOff



The screenshot shows the iDebug interface for a Meridian CDC design. A table of violations is displayed, with columns for Signal, Rule Group, Rule Instance, and ModuleScope. A yellow banner with the text "Enable Systematic Closure" is overlaid on the table. A red dashed box highlights the "ModuleScope" column header. A cyan banner at the bottom of the screenshot contains the text "Speeds up CDC signoff by 3X".


Signal	Rule Group	Rule Instance	ModuleScope	Comments
ethmac.RxAbortRst	work.ethmac	ethmac.RxAbortRst	work.ethmac	
ethmac.TxPauseRq_sync1	work.ethmac	ethmac.TxPauseRq_sync1	work.ethmac	
ethmac.TxPauseRq_sync2	work.ethmac	ethmac.TxPauseRq_sync2	work.ethmac	
ethmac.ethreg1.ResetRxClrq...	work.eth_registers	ethmac.ethreg1.ResetRx...	work.eth_registers	
ethmac.rxethmac1.RxStartFr...	work.ethmac	ethmac.rxethmac1.RxSta...	work.ethmac	
ethmac.txethmac1.PacketFin...	work.ethmac	ethmac.txethmac1.Packet...	work.ethmac	
ethmac.txethmac1.PacketFin...	work.ethmac	ethmac.txethmac1.Packet...	work.ethmac	
ethmac.txethmac1.PacketFin...	work.ethmac	ethmac.txethmac1.Packet...	work.ethmac	
ethmac.txethmac1.PacketFin...	work.ethmac	ethmac.txethmac1.Packet...	work.ethmac	
ethmac.txethmac1.PacketFin...	work.ethmac	ethmac.txethmac1.Packet...	work.ethmac	
ethmac.txethmac1.PacketFin...	work.ethmac	ethmac.txethmac1.Packet...	work.ethmac	
ethmac.txethmac1.PacketFin...	work.ethmac	ethmac.txethmac1.Packet...	work.ethmac	
ethmac.txethmac1.PacketFin...	work.ethmac	ethmac.txethmac1.Packet...	work.ethmac	
ethmac.ethreg1.PACKETLEN_0_DataOut[7:0]	work.ethmac	ethmac.ethreg1.PACKETLEN_0_DataOut[7:0]	work.ethmac	
ethmac.ethreg1.PACKETLEN_1_DataOut[7:0]	work.ethmac	ethmac.ethreg1.PACKETLEN_1_DataOut[7:0]	work.ethmac	
ethmac.ethreg1.PACKETLEN_2_DataOut[7:0]	work.ethmac	ethmac.ethreg1.PACKETLEN_2_DataOut[7:0]	work.ethmac	
ethmac.wishbone.BlockingTxStatusWrite	work.eth_wishbone	ethmac.wishbone.BlockingTx...	work.eth_wishbone	
ethmac.wishbone.Busy_IRQ_sync2	work.eth_wishbone	ethmac.wishbone.Busy_IRQ_s...	work.eth_wishbone	
ethmac.wishbone.RxAbortSync2	work.eth_wishbone	ethmac.wishbone.RxAbortSy...	work.eth_wishbone	
ethmac.wishbone.LatchedRxStartFrm	work.eth_wishbone	ethmac.wishbone.SyncRxStar...	work.eth_wishbone	
ethmac.wishbone.WriteRxDataToFifo	work.eth_wishbone	ethmac.wishbone.WriteRxDat...	work.eth_wishbone	
ethmac.wishbone.WriteRxDataToFifo	work.eth_wishbone	ethmac.wishbone.WriteRxDat...	work.eth_wishbone	

The Constraints Problem



The result – iterations and timing closure delays

The Constraints Problem



• Creating synthesis constraints takes a lot of effort

• Constraints are...



...constraints

...partitioned SDC
...constraints -
...requires synthesis and P&R
iterations
• **Exceptions must be correct to ensure accurate sign-off analysis**

Understand the problem at fundamental level
Establish that it is a high-value problem
Then, set up solution to Frame, Scope and Analyze

The result – iterations and timing closure delays


Functional Analysis of Exceptions



Apply semantic analysis to reframe the problem


Many Other Applications of the New-Paradigm Template

- Reset-Safety
 - Metastability & Correlation-loss based failure modes
- Auto-Formal
 - RTL functional implementation bugs
 - Challenge: Identify actionable failures quickly
 - Very high volume of implicit checks: Throughput vs. Depth
 - Root-cause analysis is key




- Code Quality (Lint)
- A Few More ...

Frame, Scope and Analyze Other Problems!



For example,
Deadlock Verification

Functional Deconstruction



Scoping &
Semantic
Analysis

Review
Results
Abstraction

Scoping &
Semantic
Analysis

Formal
Results