



A Paradigm Shift in Verification Methodology

Pranav Ashar
Real Intent, Inc.
FMCAD, October 2016

The New Paradigm



Generic Tools

*RTL & Netlist Simulators
Formal Equivalence Checker
Assertion-based Formal Tool
Static Timing Analyzer*



Targeted Solutions

Untimed Paths

*Async Signals & Xings
Timing Exceptions
GALS*

*Clock-Domain Crossing Checker
Timing Constraint and Exception Manager and Checker
Reset-Failure Tool*

Unknown Values

*Lazy Initialization
Sync Reset*

*Initialization Checker
X-Safety Tool
Power-Ctrl Manager and Checker*

SOC Integration

*HW-SW Interface
Realizability*


*DFT Verifier
Connectivity Checker
Register Verification Tool*

Functional Fails

*Language Error
RTL Error
Interconnect Fabric Issue*

*RTL Code Linter
RTL Auto-Formal Bug Hunter
Security Verification Tool
Protocol Verifier
Deadlock Checker
FIFO Checker ...*


New Failure Modes are Very Real



Cavium CNS3420 SoC Processor , designed specifically for Networking Devices with full offloading and hardware support for network stack, IP/SSL Security, RAID and NAT.

- **High performance**
 - Includes high speed ARM11 cores & caches and over 10 application acceleration engines
 - Needs thorough analysis to ensure correct functionality
- **Complex**
 - Complex clock domain interactions
 - Many reset domains
 - Several asynchronous interfaces: Processor, caches, application engines, low-latency integrated memory, system and networking interfaces
- **Large: >250M gates**
 - Needs massive capacity for the design analysis
- **High risk for silicon failure**
 - Insidious bugs found late in the process


The Left Shift




- Start verification earlier
- Compress the development cycle
- Sign-off level confidence
- Lower Cost

Cost of a bug increases exponentially with each stage of the design process


A Manifestation of the New Paradigm




- **High-Value** verification targets
 - CDC, Reset, Constraints, Exceptions, X-safety etc
 - Beyond & complement existing flows (Simulation + STA)
- **Systematic** convergence
 - Setup + Semantic Analysis + Formal Analysis
 - Execute -> Review -> Iterate
- **Use Model**
 - Accuracy, Capacity, Debug, Data Mgmt



A Manifestation of the New Paradigm



- **High-Value** verification targets
 - CDC, Reset, Constraints, Exceptions, X-safety etc
 - Beyond & complement existing flows (Simulation + STA)
- **Systematic** convergence
 - **Framing + Scoping + Sign-off**
 - Execute -> Review -> Iterate
- **Use Model**
 - Accuracy, Capacity, Debug, Data Mgmt



Hidden Cost Without the New Tools: Over-design




- Many examples:
 - Extra latency on async crossings
 - Paths that could be exceptions are timed in STA
 - Explicitly reset every FF
 - Synchronous reset where Async reset could've worked

Hidden Cost Without the New Tools: Over-design




- Many examples:
 - Extra latency on async crossings
 - Paths that could be exceptions are timed in STA
 - Explicitly reset every FF
 - Synchronous reset where Async reset could've worked



Hidden Cost Without the New Tools: Over-design




- Many examples:
 - Extra latency on async crossings
 - Paths that could be exceptions are unnecessarily timed in STA
 - Explicitly reset every FF
 - Synchronous reset where Async reset could've worked



Debug in the New Paradigm

Debug is a Major Bottleneck in Verification

- Customers spending >50% verification effort in Debug



- Verification complexity requires advanced class and macro debug
- Debug methodology shift from signals → Class / Transactions

Tool Guides Debug Example: CDC-Glitch

iDebug: Meridian CDC for design minsoc_top run in meridian_project

File Edit Analysis Engine Actions Manage Policy Help

Crossing Path Blocking Conditions Control Feedback Path Debug Cone
 Control Crossing Glitch Conditions Sync to Data Path Sync to Feedback Path
 Debug Path Control Association Path Show

New Waive Fix Defer Set Status Open Editor

Policy Run 1 All Commands

ViewCriteria


+ W_GLITCH

RuleData	GlitchInput	GlitchOutput	Location	ClockDomains
1	ethmac.maccontrol1.receivecontrol1.PauseTimer[4:0]	ethmac.maccontrol1.receivecontrol1.PauseTimer[4:0]	eth_rx_clk_RI_W::eth_rx_clk_RI_W	eth_rx_clk_RI_W::eth_rx_clk_RI_W
2	ethmac.ethreg1.PACKETLEN_0.DataOut[4:0]	ethmac.txethmac1.PacketLEN_0	eth_txethmac.v:429	CLKDV_RI_W::eth_txethmac.v:429
3	ethmac.ethreg1.MODER_1.DataOut[4]	ethmac.rxethmac1.RxStart	eth_rxethmac.v:411	CLKDV_RI_W::eth_rxethmac.v:411
4 +	ethmac.maccontrol1.transmitcontrol1.CtrlMux	ethmac.wishbone.TxAbsort	eth_wishbone.v:1925	eth_tx_clk_RI_W::CLKDV_RI_W
5 +	ethmac.maccontrol1.transmitcontrol1.CtrlMux	ethmac.wishbone.TxDone	eth_wishbone.v:1908	eth_tx_clk_RI_W::CLKDV_RI_W
6 --	ethmac.ethreg1.CTRLMODER_0.DataOut[2]	ethmac.TxPauseRq_sync1	ethmac.v:950	CLKDV_RI_W::eth_tx_clk_RI_W
7	ethmac.ethreg1.TXCTRL_2.DataOut[0]	ethmac.TxPauseRq_sync1	ethmac.v:950	CLKDV_RI_W::eth_tx_clk_RI_W

ERROR Chart View

Moral Hazard (1)

- Better tools => Designers take more risks




Mode 1: Clk1 and Clk2 are synchronous
Mode 2: Clk1 and Clk2 are asynchronous


Sneaky path causes a glitch

Moral Hazard (2)

- Better tools => Methodology is irrelevant



Moral Hazard (2)



Overall Impact of the New Paradigm is Salutary




- ✓ Exhaustive - No test benches
- ✓ Quick start and minimal setup
- ✓ Early detection - Helps prepare the design for simulation
- ✓ Sign-off on failure modes that are hard for simulation
- ✓ Address simulation's limited semantics e.g. x-prop
- ✓ Parallelizes verification: Reduced simulation
- ✓ Shorter debug cycle time

Narrows the Verification Gap

A New-Paradigm Template: X-Safety




Problem: Synthesis optimizes logic without knowing that X-pessimism is introduced
Observed in actual netlists



A New-Paradigm Template: X-Safety




Problem: Synthesis optimizes logic without knowing that X-pessimism is introduced
Observed in actual netlists



“Trivial” Problem Needs State-of-art Algorithms




- X-pessimism analysis is conceptually a QBF problem



Is there a combination of $V_{\text{Not } X}$ such that the value of V_{Out} is the same for all projections of V_x ?


$V_{\text{Not } X}$ and V_x are dynamic subsets of V_{In}

RTL and Netlist Simulations are Inaccurate in the Presence of X




X-Safe Design Is a High-Value Target

- Simulation behavior inaccurate
 - X's cause bugs to be missed at RTL
 - X's cause unnecessary additional X's at netlist
- Difficult to verify initialization in the presence of X's
- Gate level simulation bring up times are impacted by X's
 - Massive productivity loss




Focus in on the Problem and Develop a Complete and Systematic Solution



- X's appear in netlist simulations that were not in RTL simulations due to pessimism and due to real X's that were masked by optimism in RTL
- Must resolve the optimism at RTL and then correct the pessimism in netlist simulations to avoid simulation differences at netlist.

Context-Smart Reporting and Debug



The screenshot shows the iDebug interface for Ascent XV. A green callout box at the top right says "Sorting is by XIN risk factor". A large callout box covers the left panel, which lists various X-source types. It includes a sub-callout for "Type of X-source" pointing to the list, and two boxes for "Number of control signals that it can propagate to" and "Number of data signals that it can propagate to". Another callout box at the bottom right contains the text "If (Xin) Xout <= X;". A callout box at the bottom center points to a status tracking and user comments section in the table. A callout box on the right side of the table points to a dropdown menu for RuleContentStatus.

Type of X-source

- X_SOURCE - List of X-sources in the design
- XsrcType takes the values, listed in priority order
- User: Signal is treated as an X-source as directed
- Explicit: An explicit or implicit signal in the RTL
- UnDriven: A signal that has not been driven
- BlackBoxOut: Assigned to an output port of a black box
- OutOfRange: Signal value is outside the range of the assigned signal/instance
- BusContent: A signal with potential bus contention or multiple drivers
- UnInitFlop: Flop that did not have a known 0/1 value after reset
- UnInitLatch: Latch that did not have a known 0/1 value after reset
- NonRetention: Flop/latch that was not set as a retention flop by user and that was not an X-source

Number of control signals that it can propagate to



Number of data signals that it can propagate to

If (Xin) Xout <= X;

Status tracking and User Comments

ID	RuleDataId	Command	Mode	Signal	XsrcType	Xin	Xout	EngineComments	RuleContentStatus	Comments
1	1	verify	Optimism	wb_adr_i[2:0]	User(Input)	48	16		Waived	waive, add monitor
2	2	verify	Optimism	wb_stb_i	User(Input)	40	40		New	
3	3	verify	Optimism	wb_cyc_i	User(Input)	40	40		ToBeFixed	
4	4	verify	Optimism	wb_ack_o					New	
5	5	verify	Optimism	wb_dat_i[7:0]					Deferred	
6	6	verify	Optimism	byte_controller...					Waived	waive, add samplin ...
7	7	verify	Optimism	scl_pad_i					ToolWaived	
8	8	verify	Optimism	sda_pad_i	User(Input)	0	1		New	
9	9	verify	Optimism	wb_dat_o[7:0]	UnInitFlop	0	1		New	

Another New-Paradigm Example: CDC



- **The Metastability Problem**

- When input changes within setup/hold window, the output of the flop becomes metastable, could settle into either 0 or 1


- **The Challenges**

- Hard to detect and diagnose (with simulation or in the lab)
- Very high number of CDC crossings
- Variety of ways of implementing the crossings

- **Impact**

- Chip failure in the field
- Expensive to fix

Another New-Paradigm Example: CDC



• The Metastability Problem

- When input changes + setup/hold window, the flop becomes metastable

→ hard to detect and diagnose (with simulation or in the lab)

- Very high number of CDC crossings
- Variety of ways of implementing the crossings


• Impact

- Chip failure in the field
- Expensive to fix


Understand the problem at fundamental level
Establish that it is a high-value problem




Typical CDC Issues



Data loss in fast to slow transfer




Improper data enable sequence




Re-convergence of synced signals

Typical CDC Issues



Systematic CDC Methodology



Important checks Setup stage

- Missing clocks and derived clocks
- Missing clock relationships
- Missing boundary conditions
- Missing resets
- Conflicts between env specs and/or design


• Important Checks Structural analysis

- DATA and CNTL
- Glitch
- CNTL with multiple fanouts
- Reconvergence
- Resets crossing domains

• Important Checks Formal analysis

- Data Stability
- Pulse Width
- Glitch Analysis
- GRAY CODE Checks

Systematic CDC Methodology



Important checks Setup stage

- Missing clocks and derived clocks
- Missing clock relationships
- Missing boundary conditions
- Missing resets
- Conflicts between env specs and/or design


• Important Checks Structural analysis

- DATA and CNTL
- Glitch
- CNTL with multiple fanouts
- Reconvergence
- Resets crossing domains

• Important Checks Formal analysis


- Data Stability
- Pulse Width
- Glitch Analysis
- GRAY CODE Checks

Formal CDC Verification



Formal Analysis	Description
Data stability	Check for safe data crossings across asynchronous clock domains
Gray code	Check that FIFO-related reconvergent control signals are Gray coded
Glitch analysis	Check that there is no glitch in the combinational circuit that can cause an incorrect value to be captured
Pulse width	Check that control crossings are held long enough to be sampled at the receiving domain


Formal CDC Verification



Formal Analysis	Description
Data stability	Check that data crossings across clock domains do not violate data stability assertions. Gray coded control signals are Gray coded.
Gray coding	Check that FIFO-related reconvergent control signals are Gray coded.
Glitch analysis	Check that there is no glitch in the combinational circuit that can cause an incorrect value to be captured.
Pulse width	Check that control crossings are held long enough to be sampled at the receiving domain.

Basic Data Stability Check


- Rising/Falling transition on Tx Flop lead to Rising/Falling transition on Rx Flop at next edge or Rx Clock.



Glitch-Aware Check

- Opposing transitions on TxFlops lead to a glitch on Rx Flop

W_DATA_GLITCH																																	
Rows Per Page	All																																
RuleDataID	Signal																																
1	xmitData_reg... rcvDataOut_reg.Q																																
ID Glitch Conditions Paths debug information for																																	
<table border="1"><thead><tr><th>Signal</th><th>Glitch Annotation</th></tr></thead><tbody><tr><td>xmitData_reg.Q</td><td>Rising</td></tr><tr><td>notXmitDataVZ</td><td>Falling</td></tr><tr><td>firstAnd.Z</td><td>Falling</td></tr><tr><td>firstOr.Z</td><td>Static-1-Glitch</td></tr><tr><td>rcvDataOut_reg.Q</td><td>Static-1-Glitch</td></tr><tr><td>xmitData_reg.Q</td><td>Rising</td></tr><tr><td>secondAnd.Z</td><td>Rising</td></tr><tr><td>firstOr.Z</td><td>Static-1-Glitch</td></tr><tr><td>rcvDataOut_reg.Q</td><td>Static-1-Glitch</td></tr><tr><td>xmitData_reg.Q</td><td>Rising</td></tr><tr><td>thirdAnd.Z</td><td>Logic-0</td></tr><tr><td>firstOr.Z</td><td>Static-1-Glitch</td></tr><tr><td>rcvDataOut_reg.Q</td><td>Static-1-Glitch</td></tr><tr><td>xmitSigSync3_reg.Q</td><td>Logic-0</td></tr><tr><td>XORrcvTranDtct.Z</td><td>Logic-0</td></tr></tbody></table>		Signal	Glitch Annotation	xmitData_reg.Q	Rising	notXmitDataVZ	Falling	firstAnd.Z	Falling	firstOr.Z	Static-1-Glitch	rcvDataOut_reg.Q	Static-1-Glitch	xmitData_reg.Q	Rising	secondAnd.Z	Rising	firstOr.Z	Static-1-Glitch	rcvDataOut_reg.Q	Static-1-Glitch	xmitData_reg.Q	Rising	thirdAnd.Z	Logic-0	firstOr.Z	Static-1-Glitch	rcvDataOut_reg.Q	Static-1-Glitch	xmitSigSync3_reg.Q	Logic-0	XORrcvTranDtct.Z	Logic-0
Signal	Glitch Annotation																																
xmitData_reg.Q	Rising																																
notXmitDataVZ	Falling																																
firstAnd.Z	Falling																																
firstOr.Z	Static-1-Glitch																																
rcvDataOut_reg.Q	Static-1-Glitch																																
xmitData_reg.Q	Rising																																
secondAnd.Z	Rising																																
firstOr.Z	Static-1-Glitch																																
rcvDataOut_reg.Q	Static-1-Glitch																																
xmitData_reg.Q	Rising																																
thirdAnd.Z	Logic-0																																
firstOr.Z	Static-1-Glitch																																
rcvDataOut_reg.Q	Static-1-Glitch																																
xmitSigSync3_reg.Q	Logic-0																																
XORrcvTranDtct.Z	Logic-0																																



Formal CDC Verification



- Parallel Formal for high throughput
 - Almost 100% coverage of failure trace, pass or deep-bounded pass
- Constraints support
 - Enable SVA/PSL constraints on the fly
 - Extract constraint dependence
 - Show in the debug
- Flexible tool control
 - Fast (re)start of formal analysis iterations
 - Inform users on formal run progress and completion status

Formal CDC Verification



- Parallel Formal for high throughput
 - Almost 100% coverage of failure trace, pass or deep checked pass
- Constraints support
 - Enable SVA/PSL constraints
 - Extract constraint
 - Show in the report
 - Extract constraint
- Enable control
 - Start of formal analysis iterations
 - Inform users on formal run progress and completion status

Context-Smart Debug

iDebug: Meridian CDC for design minsoc_top run in meridian_project

File Edit Analysis Engine Actions Manage Policy Help

Crossing Path Control Conditions Debug Path Blocking Conditions Glitch Conditions Control Association Path Control Feedback Path Sync to Data Path Sync to Feedback Path

New Waive Fix Defer Set Status Open Editor

ViewCriteria Policy

Run 1 All Commands

- REVIEW
 - CLK_GROUPS (4)
- INFO
 - I_BLACK_BOX (2)
 - I_CLK TREES (3)
 - I_CLK_DOMAINS (4)
 - I_RST_SIGNAL (1)
- MCDC_ANALYSIS_CHECKS
- ERROR
 - W_ASYNC_RST_FLOPS (1...)
 - W_CNTL (19)
 - W_DATA (315)
 - W_FANOUT (1)
 - W_GLITCH (6)

ViewCriteria Policy

+ W_GLITCH

Rows Per Page All Show/Hide Columns Commit Reset Multi-Column Sort < < showing all 6 entries > >

RuleData	GlitchInput	GlitchOutput	Location	ClockDomains
1	ethmac.maccontrol1.receivecontrol1.PauseTimer[4:0]	ethmac.maccontrol1.receivecontrol1.PauseTimer[4:0]	eth_rx_clk_RI_W::eth_rx_clk_RI_W	
2	ethmac.ethreg1.PACKETLEN_0.DataOut[4:0]	ethmac.txethmac1.PacketLEN_0	eth_txethmac.v:429 CLKDV_RI_W::eth_txethmac.v:429	CLKDV_RI_W::eth_txethmac.v:429
3	ethmac.ethreg1.MODER_1.DataOut[4]	ethmac.rxethmac1.RxStart	eth_rxethmac.v:411 CLKDV_RI_W::eth_rxethmac.v:411	CLKDV_RI_W::eth_rxethmac.v:411
4 +	ethmac.maccontrol1.transmitcontrol1.CtrlMux	ethmac.wishbone.TxAbsort	eth_wishbone.v:1925 eth_tx_clk_RI_W::eth_tx_clk_RI_W	eth_tx_clk_RI_W::eth_tx_clk_RI_W
5 +	ethmac.maccontrol1.transmitcontrol1.CtrlMux	ethmac.wishbone.TxDone	eth_wishbone.v:1908 eth_tx_clk_RI_W::eth_tx_clk_RI_W	eth_tx_clk_RI_W::eth_tx_clk_RI_W
6 --	ethmac.ethreg1.CTRLMODER_0.DataOut[2]	ethmac.TxPauseRq_sync1	ethmac.v:950 CLKDV_RI_W::eth_tx_clk_RI_W	CLKDV_RI_W::eth_tx_clk_RI_W
7	ethmac.ethreg1.TXCTRL_2.DataOut[0]	ethmac.TxPauseRq_sync1	ethmac.v:950 CLKDV_RI_W::eth_tx_clk_RI_W	CLKDV_RI_W::eth_tx_clk_RI_W

ERROR Chart View

The diagram illustrates a logic flow starting from a TXCTRL_2 module. Its output 'DataOut' feeds into an SR flip-flop ('...MODER_0') and a logic block ('...DV_RI_W'). The SR flip-flop's output 'DataOut[2]' goes to another SR flip-flop ('...DV_RI_W'). The output of this second SR flip-flop is connected to a logic block ('...TxFlow'). The '...TxFlow' block has two outputs: one to a logic block ('...q_sync1') and one to a logic block ('...q_sync2'). Both '...q_sync1' and '...q_sync2' have 'RESET' inputs. The '...q_sync1' block also has a 'DataOut' output. The '...q_sync2' block has an output 'W_GLITCH' which is labeled 'eth_tx_clk_RI_W'. There are also connections to 'ethreg1' and 'ethmac' blocks.

Context-Smart Debug



iDebug: Meridian CDC for design minsoc_top run in meridian_project

File Edit Analysis Engine Actions Manage Policy Help

Crossing Path Control Conditions Debug Path

Control Crossing Glitch Conditions Control Association Path

Blocking Conditions Sync to Data Path Sync to Feedback Path

Source Schematic View Set Status Open Editor

Policy Run 1 All Commands

REVIEW CLK_GROUPS (4)

INFO I_BLACK_BOX (2) I_CLK TREES (3) I_CLK_DOMAINS (4) I_RST_SIGNAL (1)

MCDC_ANALYSIS_CHECKS


ERROR W_ASYNC_RST_FLOPS (1...) W_CNTL (19) W_DATA (315) W_FANOUT (1) W_GLITCH (6)

ViewCriteria

+ W_GLITCH

Rows Per Page All Show/Hide Columns Commit Reset Multi-Column Sort

RuleData	GlitchInput	GlitchOutput
1	ethmac.maccontrol1.receivecontrol1.PauseTimer[4:0]	ethmac.v:1925 eth_tx_clk_RI_W::eth_tx_clk_RI_W
2	ethmac.ethreg1.PACKETLEN_0.DataOut[4:0]	ethmac.v:1908 eth_tx_clk_RI_W::eth_tx_clk_RI_W
3	ethmac.ethreg1.MODER_1.DataOut[4]	ethmac.v:1925 eth_tx_clk_RI_W::eth_tx_clk_RI_W
4 +	ethmac.maccontrol1.transmitcontrol1.CTRL[1:0]	ethmac.v:950 CLKDV_RI_W::eth_tx_clk_RI_W
5 +	ethmac.maccontrol1.transmitcontrol1.CTRL[1:0]	ethmac.v:950 CLKDV_RI_W::eth_tx_clk_RI_W
6 --	ethmac.ethreg1.CTRL[1:0]	ethmac.v:950 CLKDV_RI_W::eth_tx_clk_RI_W
7	ethmac.ethreg1.CTRL[1:0]	ethmac.v:950 CLKDV_RI_W::eth_tx_clk_RI_W



Scope Based Reporting: Simultaneous Chip Level and Block level results

- ModuleScope - the scope of the design violation is well contained in
- Available for all the rules
- Accessible through GUI or CLI for quick debug/SignOff

iDebug: Meridian CDC for design minsoc_top run in meridian_project (on dev1)

File Edit Manage Policy Help

Load New Close Delete Hide Add Existing Delete Create New Remove Rule Group Rule Instance

Policy Run 1 All Commands

ViewCriteria

Policy

Run 1 All Commands

NEW

- MDCD_SETUP_CHECKS
- REVIEW
- CLK_GROUPS (4)
- INFO
 - I_BLACK_BOX (1)
 - I_CLK TREES (4)
 - I_CLK_DOMAINS (4)
 - I_RST SIGNAL (2)
- MDCD_ANALYSIS_CHECKS
 - ERROR
 - W_ASYNC_RST_FLOPS (1...)
 - W_CNTL (19)
 - W_DATA (2)

ERROR Chart View

19 141 6 38 6 312 13

+ W_CNTL

Rows Per Page All Show/Hide Columns Commit Reset Multi-Column Sort < < showing all 19 entries > >

Signal	ReceivingFlop	SyncFlop	ModuleScope	Comments
1 ethmac.RxAbort_wb	ethmac.RxAbortRst_sync1	ethmac.RxAbortRst	work.ethmac	
2 ethmac.ethreg1.TXCTRL_2.DataOut[0]	ethmac.TxPauseRq_sync1	ethmac.TxPauseRq_sync2	work.ethmac	
3 ethmac.ethreg1.CTRLMODER_0.DataOut[2]	ethmac.TxPauseRq_sync1	ethmac.TxPauseRq_sync2	work.ethmac	
4 ethmac.ethreg1.SetRxClrq_sync2	ethmac.ethreg1.ResetRxClrq...	ethmac.ethreg1.ResetRx...	work.eth_registers	
5 ethmac.ethreg1.MODER_1.DataOut[4]	ethmac.txethmac1.RxStartFr...	ethmac.txethmac1.RxSta...	work.ethmac	
6 ethmac.ethreg1.PACKETLEN_3.DataOut[6:0]	ethmac.txethmac1.PacketFin...	ethmac.txethmac1.Packet...	work.ethmac	
7 ethmac.ethreg1.MODER_1.DataOut[2:1]	ethmac.txethmac1.PacketFin...	ethmac.txethmac1.Packet...	work.ethmac	
8 ethmac.ethreg1.MODER_1.DataOut[7:5]	ethmac.txethmac1.PacketFin...	ethmac.txethmac1.Packet...	work.ethmac	
9 ethmac.wishbone.TxStatus[12:11]	ethmac.txethmac1.PacketFin...	ethmac.txethmac1.Packet...	work.ethmac	
10 ethmac.ethreg1.COLLCONF_2.DataOut[3:0]	ethmac.txethmac1.PacketFin...	ethmac.txethmac1.Packet...	work.ethmac	
11 ethmac.ethreg1.PACKETLEN_0.DataOut[7:0]	ethmac.txethmac1.PacketFin...	ethmac.txethmac1.Packet...	work.ethmac	
12 ethmac.ethreg1.PACKETLEN_1.DataOut[7:0]	ethmac.txethmac1.PacketFin...	ethmac.txethmac1.Packet...	work.ethmac	
13 ethmac.ethreg1.PACKETLEN_2.DataOut[7:0]	ethmac.txethmac1.PacketFin...	ethmac.txethmac1.Packet...	work.ethmac	
14 ethmac.wishbone.BlockingTxStatusWrite	ethmac.wishbone.BlockingTx...	ethmac.wishbone.Blockin...	work.eth_wishbone	
15 ethmac.wishbone.Busy_IRQ_sync2	ethmac.wishbone.Busy_IRQ_s...	ethmac.wishbone.Busy_I...	work.eth_wishbone	
16 ethmac.wishbone.RxAbortSync2	ethmac.wishbone.RxAbortSy...	ethmac.wishbone.RxAbor...	work.eth_wishbone	
17 ethmac.wishbone.LatchedRxStartFrm	ethmac.wishbone.SyncRxStar...	ethmac.wishbone.SyncRx...	work.eth_wishbone	
18 ethmac.wishbone.WriteRxDataToFifo	ethmac.wishbone.WriteRxDat...	ethmac.wishbone.WriteR...	work.eth_wishbone	
19 ethmac.wishbone.WriteRxDataToFifo	ethmac.wishbone.LatchedRxStartFrm	ethmac.wishbone.WriteR...	work.eth_wishbone	

Speeds up CDC signoff by 3X

©Copyright 2016 Real Intent Inc., Proprietary


Scope Based Reporting: Simultaneous Chip Level and Block level results

- ModuleScope - the scope of the design violation is well contained in
- Available for all the rules
- Accessible through GUI or CLI for quick debug/SignOff


A screenshot of the iDebug software interface. The title bar reads "iDebug: Meridian CDC for design minsoc_top run in meridian_project (on dev1)". The menu bar includes File, Edit, Manage Policy, and Help. The toolbar has buttons for Load, New, Close, Delete, Hide, Add Existing, Create New, Remove, Rule Group, and Rule Instance. The main window shows a "Policy" tree on the left with categories like NEW, REVIEW, CLK_GROUPS, INFO, MDCD_ANALYSIS_CHECKS, and ERROR. A large yellow diagonal banner across the center of the screen contains the text "Enable Systematic Closure". On the right, a table lists 19 entries of violations, each with a row number, signal name, and a "ModuleScope" column where the value "work.ethmac" is highlighted with a red box. A green arrow points from the bottom left towards the yellow banner. A pink oval highlights the bottom left corner of the table area. A blue bar at the bottom contains the text "Speeds up CDC signoff by 3X". The footer says "©Copyright 2016 Real Intent Inc., Proprietary".

Row	Signal	ModuleScope	Comments
1	ethmac.RxAbortRst	work.ethmac	
2	ethmac.TxPauseRq_sync2	work.ethmac	
3	ethmac.TxPauseRq_sync2	work.ethmac	
4	ethmac.ethreg1.ResetRxClrq...	work.eth_registers	
5	ethmac.txethmac1.RxStartFr...	work.ethmac	
6	ethmac.txethmac1.PacketFini...	work.ethmac	
7	ethmac.txethmac1.PacketFini...	work.ethmac	
8	ethmac.txethmac1.PacketFini...	work.ethmac	
9	ethmac.txethmac1.PacketFini...	work.ethmac	
10	ethmac.txethmac1.PacketFini...	work.ethmac	
11	ethmac.txethmac1.PacketFini...	work.ethmac	
12	ethmac.txethmac1.PacketFini...	work.ethmac	
13	ethmac.txethmac1.PacketFini...	work.ethmac	
14	ethmac.wishbone.BlockingTx...	work.eth_wishbone	
15	ethmac.wishbone.Busy IRQ_s...	work.eth_wishbone	
16	ethmac.wishbone.RxAbortSync2	work.eth_wishbone	
17	ethmac.wishbone.RxAbortSync2	work.eth_wishbone	
18	ethmac.wishbone.WriteRxDataToFifo	work.eth_wishbone	
19	ethmac.wishbone.WriteRxDataToFifo	work.eth_wishbone	

The Constraints Problem



The Constraints Problem



- Creating synthesis constraints takes a lot of effort

- Constraints are hard to get right


Understand the problem at fundamental level
Establish that it is a high-value problem

Then, set up solution to Frame, Scope and Analyze

- Create constraints - timing, partitioned SDC, critical constraints - requires synthesis and P&R iterations
- **Exceptions must be correct to ensure accurate sign-off analysis**

The result – iterations and timing closure delays


Functional Analysis of Exceptions




Many Other Applications of the New-Paradigm Template



- Reset-Safety
 - Metastability & Correlation-loss based failure modes
- Auto-Formal
 - RTL functional implementation bugs
 - Challenge: Identify actionable failures quickly
 - Very high volume of implicit checks: Throughput vs. Depth
 - Root-cause analysis is key
- Code Quality (Lint)
- A Few More ...




Frame, Scope and Analyze Other Problems!



For example,
Deadlock Verification

Functional Deconstruction



Scoping &
Semantic
Analysis



Scoping &
Semantic
Analysis

