

Solving Linear Arithmetic with SAT-based Model Checking

Yakir Vizel

Princeton University, USA

Alexander Nadel

Intel Development Center, Haifa, Israel

Sharad Malik

Princeton University, USA

Abstract—We present **LIAMC**, a novel decision procedure for (quantifier-free) linear arithmetic over both integers modulo 2^N (LIA_N) and integers (LIA).

There is no need to explain our motivation to design a new efficient decision procedure for the widely used LIA logic. A LIA_N decision procedure can be extremely useful in the context of software (SW) verification. SW verification usually requires to reason about arithmetic constraints over finite integers. To that end, modern SW verification tools commonly use fixed-width bit-vector (BV) solvers. However, BV solvers' efficiency drops dramatically as the width increases. To solve the performance problem, LIA solvers are applied, but they are imprecise as they cannot handle integer overflow. An efficient LIA_N solver would be the ideal solution in this context.

Our decision procedure **LIAMC** is based on a transformation of linear arithmetic into safety verification. We treat integers as unbounded streams of bits over time. More precisely, for each input integer, the least significant bit (LSB) corresponds to time 0 in the corresponding stream, and the k -th bit corresponds to the bit received at time k . **LIAMC** then uses SAT-based model checking (SATMC) to solve the resulting problem. In order to achieve efficiency, **LIAMC** uses two forms of generalization. First, if it finds a formula to be unsatisfiable for width N , it tries to generalize this result for all the widths. Second, if **LIAMC** finds a formula to be satisfiable for width N , it tries to “extend” and thus generalize the assignment to a wider target width.

To evaluate **LIAMC** we used the QF_LIA subset of SMT-COMP’16, and ran two sets of experiments. First, we reinterpreted the QF_LIA over fixed-width bit-vectors of varying widths and compared **LIAMC** in LIA_N mode to both Boolector and Z3. **LIAMC** solved the most satisfiable instances out of the three even for the shortest width 32. Second, we compared **LIAMC** to CVC4 and Z3 on the original QF_LIA benchmarks. **LIAMC** was able to solve many instances that had not been solved by the other solvers.

I. INTRODUCTION

Nowadays, Satisfiability Modulo Theory (SMT) [1] solvers for the quantifier-free linear integer arithmetic (LIA) [2] logic are widely used, and have become highly efficient. Despite their efficiency, there is a growing demand for SMT solvers that can efficiently solve quantifier-free linear arithmetic over integers modulo 2^N (LIA_N). This paper presents a novel decision procedure, **LIAMC**, suitable for solving LIA_N and arbitrary LIA instances. Our motivation for designing a decision procedure for LIA_N originates in software (SW) verification.

Formal verification of SW is one of the main driving forces in SMT research. SW verification usually involves reasoning about arithmetic constraints, and in particular, linear arithmetic constraints over integers modulo 2^N for some $N \in \mathbb{N}$. This

is due to the fact that SW uses a finite representation for integers. More precisely, arithmetic operations over integers are interpreted over the ring $\mathbb{Z}/2^N\mathbb{Z}$ (“machine arithmetic”) rather than over the ring \mathbb{Z} . As a result, efficient bit-precise reasoning is highly desired.

In order to capture the semantics of linear arithmetic over $\mathbb{Z}/2^N\mathbb{Z}$ (LIA_N), SMT solvers for the theory of fixed-width bit-vectors (BV solvers) are often used, since LIA_N is a proper subset of QF_BV. BV solvers, however, are not efficient when the bit-vectors are wide. Namely, when the value of 2^N is large (e.g. $N = 512$), solving formulas in LIA_N becomes intractable for BV solvers. This inefficiency is mainly due to the way BV solvers are implemented: in most cases, the formula is reduced to a propositional formula using *bit-blasting*. Therefore, as N increases, so does the complexity of the resulting SAT formula. One way to overcome this inefficiency is by applying a LIA solver. Unlike BV solvers, LIA solvers reason about linear arithmetic over \mathbb{Z} . While LIA solvers are more efficient than that of BV solvers for this task, they are less precise. This imprecision comes from the different semantics between LIA and LIA_N . Namely, arithmetic operations over \mathbb{Z} cannot result in an “overflow” (i.e. wrap-around). In the context of SW verification, this may lead to unsound results. Hence, an efficient LIA_N solver, as presented in this paper, should be extremely useful for SW verification.

Our novel decision procedure for LIA_N and LIA, **LIAMC**, is based on a reduction of the input formula to a safety verification problem. Namely, a formula φ in either LIA_N or LIA is transformed to a transition system T such that the satisfiability of φ corresponds to whether T is SAFE or UNSAFE. The reduction treats integers as unbounded streams of bits over time. More precisely, for each input integer, the least significant bit (LSB) corresponds to time 0 in the corresponding stream, and the k -th bit corresponds to the bit received at time k . The structure of T captures the constraints between the integer variables that appear in φ . To determine if T is SAFE or UNSAFE, **LIAMC** uses SAT-based model checking (SATMC) [3].

One possible way to reason about T is by using Bounded Model Checking (BMC) [4], an efficient SATMC algorithm that can show T is UNSAFE. Considering our reduction, if BMC finds a counterexample of length N in T (T is UNSAFE), then φ is satisfiable over $\mathbb{Z}/2^N\mathbb{Z}$. If no counterexample of length N exists in T , then φ is unsatisfiable over $\mathbb{Z}/2^N\mathbb{Z}$. This can be used as a decision procedure for LIA_N . However, the performance of such an approach is usually not better than that of BV solvers [5]. BMC can either find a counterexample of length N , or prove that counterexample of length N does

not exist. In that sense, in the context of `LIA`, it can only reason about LIA_N for a given N . In fact, this approach is somewhat “equivalent” to how modern eager BV solvers are implemented.

Unlike BMC, modern SATMC algorithms [6]–[8] use *generalization* in order to show that no counterexample, of any length, exists, and by that they can prove a transition system is *SAFE*. `LIA` takes advantage of this generalization mechanism. In case `LIA` finds φ to be unsatisfiable over $\mathbb{Z}/2^k\mathbb{Z}$, SATMC’s generalization mechanism is applied to show φ is unsatisfiable over $\mathbb{Z}/2^N\mathbb{Z}$ for every $N > k$ and moreover, unsatisfiable over the integers. For the case a counterexample of length k is found, we have implemented an efficient procedure in `LIA` that tries to extend the counterexample to some target N (where $N > k$) and by that show φ is satisfiable over $\mathbb{Z}/2^N\mathbb{Z}$. In addition, `LIA` can also extend a counterexample over $\mathbb{Z}/2^N\mathbb{Z}$ to a counterexample over \mathbb{Z} .

We evaluated our approach on QF_LIA subset of the SMT-COMP’16 benchmark. Since `LIA` can be used for both LIA and LIA_N , we used two sets of experiments. For our first set of experiments we translated QF_LIA benchmarks to QF_BV using fixed-width bit-vectors of sizes 32, 64, and 128. We then compared `LIA` to Boolector [9], and Z3 [10]. `LIA` solved *the most satisfiable* instances out of the three, even for a width as low as 32. For our second set of experiments we used the LIA solvers in CVC4 [11] and Z3, and compared `LIA` against them on QF_LIA. Here too, `LIA` was able to solve instances that were not solved by the other solvers.

II. PRELIMINARIES

In this section, we present notations and background that is required for the description of `LIA`.

A. Linear Integer Arithmetic

We consider First Order Logic modulo the theory of quantifier free Linear Arithmetic either over Integers (QF_LIA) or over Integers modulo a constant 2^N (QF_LIA $_N$). In what follows we denote QF_LIA and QF_LIA $_N$ as LIA and LIA $_N$, respectively. The following grammar is used to define this theory:

$$\begin{aligned} \varphi ::= & \text{true} \mid \text{false} \mid p \mid \neg\varphi \mid \varphi \wedge \varphi \mid \varphi \vee \varphi \mid \text{term} \bowtie \text{term} \\ \text{term} ::= & c \mid x \mid \text{term} + \text{term} \mid \text{term} - \text{term} \mid c \times \text{term} \mid \\ & \text{ite}(\varphi, \text{term}, \text{term}) \end{aligned}$$

where $\bowtie \in \{=, <, \leq, >, \geq\}$, c and x are a constant symbol and a variable either over $\mathbb{Z}/2^N\mathbb{Z}$ or \mathbb{Z} , respectively.

Let φ be a formula in LIA $_N$ (or LIA) over a set of variables \mathcal{V} . $\mathcal{V} := \mathcal{V}_I \cup \mathcal{V}_B$ where \mathcal{V}_I and \mathcal{V}_B are the sets of Integer and Boolean variables, respectively. Abusing notation, we write $c \in \varphi$ for a constant integer c appearing in φ . Let $N \in \mathbb{N}$ be a natural number such that $N \geq 2$. We refer to the interpretation of φ over the ring $\mathbb{Z}/2^N\mathbb{Z}$ as $\varphi|_N$. For consistency, we use either φ or $\varphi|_\infty$ as the interpretation of φ over \mathbb{Z} .

Note that the semantics of linear arithmetic over \mathbb{Z} and over $\mathbb{Z}/2^N\mathbb{Z}$ is different. This is mainly due to “overflow”. As an example, consider the following formula:

$$\varphi := (z = x + y) \wedge (x > 0) \wedge (y > 0) \wedge (z < 0)$$

While this formula is unsatisfiable over the ring \mathbb{Z} , it is satisfiable over $\mathbb{Z}/2^N\mathbb{Z}$. For example, for $\mathbb{Z}/4\mathbb{Z} = \{-2, -1, 0, 1\}$ $x = 1, y = 1$ and $z = -2$ is a satisfying assignment.

B. Integers as Bit-Vectors

Integers can be represented using bit-vectors. In this work, we use the 2’s complement representation. Given an integer $c \in \mathbb{Z}$, there exists $N > 0$ s.t. for every $k \geq N$, there exists a bit-vector $b = \langle b_{k-1}, \dots, b_0 \rangle$ of size k , and the following holds:

$$c = -b_{k-1} \cdot 2^{k-1} + \sum_{i=0}^{k-2} b_i \cdot 2^i$$

Note that a constant $c \in \mathbb{Z}/2^N\mathbb{Z}$ for some $N \geq 2$ can be represented by a bit-vector of size N . With abuse of notation, we define the function $\omega : \mathbb{Z} \rightarrow \mathbb{N}$ such that:

$$\omega(c) := \begin{cases} 2 & \text{if } c \in \mathbb{Z}/4\mathbb{Z} \\ N & \text{if } c \in \mathbb{Z}/2^N\mathbb{Z} \wedge c \notin \mathbb{Z}/2^{N-1}\mathbb{Z} \end{cases} \quad (1)$$

Note that $\omega(c) \geq 2$ for all $c \in \mathbb{Z}$.

C. Safety Verification

A transition system T is a tuple $(\mathcal{U}, \text{Init}, \text{Tr}, \text{Bad})$, where \mathcal{U} is a set of Boolean variables, Init and Bad are formulas over \mathcal{U} denoting the set of initial states and bad states, respectively, and Tr is a formula over $\mathcal{U} \cup \mathcal{U}'$ denoting the transition relation. A state $s \in 2^\mathcal{U}$ is said to be reachable in T if and only if there exists $k \geq 0$ and s_0, s_1, \dots, s_k s.t. $s_0 \in \text{Init}$, and $(s_i, s_{i+1}) \in \text{Tr}$ for $0 \leq i < k$, and $s = s_k$.

A transition system T is UNSAFE iff there exists a state $s \in \text{Bad}$ s.t. s is reachable. The path from $s_0 \in \text{Init}$ to $s \in \text{Bad}$ is called a *counterexample* (CEX).

A transition system T is SAFE iff all reachable states in T do not satisfy Bad . Equivalently, there exists a formula Inv , called a *safe inductive invariant*, that satisfies:

$$\text{Init}(\mathcal{U}) \Rightarrow \text{Inv}(\mathcal{U}) \quad (2)$$

$$\text{Inv}(\mathcal{U}) \wedge \text{Tr}(\mathcal{U}, \mathcal{U}') \Rightarrow \text{Inv}(\mathcal{U}') \quad (3)$$

$$\text{Inv}(\mathcal{U}) \Rightarrow \neg \text{Bad}(\mathcal{U}) \quad (4)$$

A *safety* verification problem is to decide whether a transition system T is SAFE or UNSAFE.

Note that a transition system can be modeled by a sequential circuit with a single output. In this case, the Boolean variables \mathcal{U} represent registers and primary inputs, Init defines the initial values for the registers, and Bad defines the logic driving the output.




Fig. 1: 3-bit Adder




Fig. 2: Sequential Adder

III. REDUCING LIA TO SAFETY VERIFICATION

In this section we describe the transformation from constraints in LIA and LIA_N to a safety verification problem.

First, we start with an intuitive example. Recall that linear arithmetic includes addition, subtraction and multiplication by a constant. Many arithmetic operations, and the above in particular, can be represented by either a combinational circuit or a sequential circuit. As an example, consider the case of an adder. A N -bit adder can be implemented by a combinational circuit by attaching N copies of a full-adder (Figure 1). Alternatively, it can be implemented by a sequential circuit (Figure 2) such that N bit addition takes N cycles. In the case of the combinational circuit, all bits of the operands must be available simultaneously. As a result, a combinational implementation requires a fixed-width bit-vector representation. In contrast, for the sequential adder, the bits "flow" in, one by one, where at the k -th cycle, only the k -th bit of a given operand is available. As a result the computation takes several cycles. Moreover, there is no restriction on the number of bits it can handle (wider bit-vectors mean more cycles are required to complete the computation). While the combinational implementation is considered more efficient, it may not be the best representation for formal reasoning.

A. LIA to Transition System

From this point on, unless stated otherwise, φ is a formula in either LIA_N or LIA.

Given a formula φ , LIAMC reduces φ to a transition system T . The reduction is based on the representation of integers as bit-vectors. While an integer $c \in \mathbb{Z}/2^N\mathbb{Z}$, for some $N \geq 2$, can be represented by a bit-vector of size k for $k \geq N$, this is not the case when considering an arbitrary integer v over \mathbb{Z} . As a result, a formula in LIA cannot be represented using fixed-width bit-vectors. To overcome this issue, and considering our

intuitive example, we represent input variables in φ (either fixed-width bit-vectors or integers) as inputs to a sequential circuit, and thus, as unbounded bit-vectors. Intuitively, an unbounded bit-vector b is modeled by an unbounded stream of bits, starting from the LSB. More precisely, the bits of b are read over time, such that the k -th bit b_k is available at the k -th time cycle. Representing a constant integer $c \in \mathbb{Z}/2^N\mathbb{Z}$ by a bit-vector of size k , where $k > N$, can be achieved by means of sign extension. Namely, by duplicating the N -th bit for every $k > N$.

Arithmetic constraints and relations in φ are modeled with sequential logic, and logical operators are treated using the corresponding logical gates.

The top level LIATOMC procedure appears in Algorithm 1. LIATOMC transforms a formula φ over variables \mathcal{V} , to a transition system T . T is represented by a sequential circuit C . We discuss three different parts of LIATOMC: initialization (lines 1-3), translation of constraints (lines 4-6), and the modeling of the property, i.e. *Bad* (line 9).

1) Initialization: The main part of initialization is to find the minimal width required to represent constants that appear in φ . Recall that in this work, we use the 2's complement representation. For example, if -3 (101 in binary) and 12 (01100 in binary) appear in φ , then the minimal width is 5. More formally, $k_{\min} = \max_{c \in \varphi} \{\omega(c)\}$ (see Equation 1). Now, assume that for a constant $c \in \varphi$, there exists a wire $w_c \in C$ representing it. The value of w_c at a given cycle is determined by the 2's complement representation of c . For example, for -3 , $w_c = 1$ at cycle 0 and at cycle 2, and $w_c = 0$ at cycle 1. To achieve this, we create a counter in C (line 3), which counts cycles up to k_{\min} . We denote by w_{\min} the wire in C that becomes \top once the counter reaches $k_{\min} - 1$ and is \perp otherwise (i.e. from 0 to $k_{\min} - 1$). For the example above, the counter counts from 0 to 4. Using this counter we can set w_c to the right value at the right cycle. After hitting the maximum value of the counter, w_c is sign-extended. Going back to our example, for every cycle $k > 4$, the value of w_c equals the value it was assigned to at the 4-th cycle.

2) Translating Linear Arithmetic Constraints: The function TRANSLATE operates on a Directed Acyclic Graph (DAG) mirroring the structure of φ . Leaf nodes in G represent either a variable (in \mathcal{V}) or a constant in φ , while internal nodes represent the different operators. Starting from the root, TRANSLATE recursively traverses G , and for each node in G , the proper logic is added to C . TRANSLATE appears in Algorithm 2.

Before describing the transformation in more detail, we highlight the handling of the sign bit. The input variables of φ are represented as streams of bits over time, namely, at each cycle, a new bit is added. As a result, at every cycle, the most recent bit is treated as the *sign* bit. Consequently, as the computation progresses, the sign bit is updated.

We now describe the transformation in more detail. W.l.o.g. every node $g \in G$ has at most two operands, a and b . In addition, for simplicity, we assume that $g := \text{ite}(c, a, b)$ is modeled by adding a new variable u s.t. $g := u$ and $(c \Rightarrow u = a) \vee (\neg c \Rightarrow u = b)$ is added as a conjunct

Algorithm 1: LIAToMC(φ)

Input: A LIA formula φ over variables \mathcal{V}
Output: A safety verification problem ($Init, Tr, Bad$)

- 1 $C \leftarrow \text{InitCircuit}()$
- 2 $k_{min} \leftarrow \text{FindMinWidth}(\varphi)$
- 3 $C.\text{CreateCounter}(k_{min})$
- 4 $G \leftarrow \text{DAG}(\varphi)$
- 5 $g_{root} \leftarrow G.\text{Root}()$
- 6 $\text{TRANSLATE}(C, G, g_{root})$
- 7 $Init \leftarrow C.\text{Init}()$
- 8 $Tr \leftarrow C.\text{Tr}()$
- 9 $Bad \leftarrow w_{min} \wedge C.\text{Output}()$
- 10 $T = (Init, Tr, Bad)$
- 11 **return** T

Algorithm 2: TRANSLATE(C, G, g)

Input: A circuit C , DAG G and a node g

- 1 **for** $h \in g.\text{Operands}()$ **do**
- 2 **if** h is undefined in C **then**
- 3 TRANSLATE(C, G, h)
- 4 $C.\text{CreateLogic}(g)$

to the formula φ^1 . Once a node is translated, there exists a wire w_g in C that represents it. The logic of a full-adder is represented by $f(a, b, s, c_{in}, c_{out})$, where a and b are the input operands, s is the sum, c_{in} and c_{out} are the carry-in and carry-out, respectively.

Let us assume that for unary and binary operators the operands are a or a and b , respectively, where a and b can be of sort Integer, bit-vectors, or Boolean. The rules below describe the transformation.

- g is a leaf of sort integer/bit-vector: create an input terminal v_g in C . $w_g := v_g$.
- g is a leaf of a constant type (i.e. $c \in \mathbb{Z}$): use the counter to add logic that defines the right values for w_g over time.
- g is a leaf of sort Boolean: create an uninitialized latch v_g such that $v'_g := v_g$ and $w_g := v_g$.
- Boolean operations are implemented using their equivalent logical gates.
- $g := a + b$: add a sequential adder (see Figure 2). A latch v_+ and a full-adder $f(v_a, v_b, s, v_+, c_{out})$ are added. v_+ is defined as follows: $init(v_+) := \perp$ and $v'_+ := f.c_{out}$. $w_g := f.s$ (note that $f.c_{in} := v_+$).
- $g := a - b$: subtraction uses the identity: $x - y \equiv x + \bar{y} + 1$.
- $g := c \cdot a$: multiplication by constant uses the “Shift and Add” identity. Namely, $c \cdot a \equiv \sum_{i=0}^k c_i \cdot 2^i \cdot a$.
- The root node of G represents the output of the circuit C .

We describe equality and inequality in more detail.

a) *Equality* $g := a = b$: The equality operator amounts to bitwise comparison, namely, $a_i = b_i$ for every $i \geq 0$. The sequential implementation of it uses a latch $v_=$ s.t. $w_g := v_= \wedge (v_a = v_b)$, $init(v_=) := \top$ and $v'_= := w_g$. The latch “remembers” the comparison of earlier bits. Note that if at

any point in time, the bits are unequal, the value of $v_=$ can never be \top from that point on.

b) *Inequality* $g := a < b$: This case is more complex since the sign bit changes at each cycle. Therefore, the sequential circuit representing it is built of two parts. The first implements an unsigned comparison, and the second takes care of the sign bit. For the unsigned comparison a latch $v_<$ is added s.t. $init(v_<) := \perp$ and $v'_< := (\neg v_a \wedge v_b) \vee (\neg(v_a \wedge \neg v_b) \wedge v_<)$. The sign is handled by $w_g := \text{MUX}(v_<, v_a \vee \neg v_b, v_a \wedge \neg v_b)$

The other comparison operators $\leq, >$ and \geq can naturally be adjusted based on the above reasoning. We therefore refrain from describing them in detail.

Related transformations can be found in [5], [12].

3) *Modeling the Property (Bad)*: Recall that when modeling a transition system with a sequential circuit, the output represents Bad . The above reduction creates a sequential circuit C with an output o . A k -cycle execution of C represents the interpretation of φ over $\mathbb{Z}/2^k\mathbb{Z}$. Therefore, if o is evaluated to \top in k cycles, then φ is satisfiable over $\mathbb{Z}/2^k\mathbb{Z}$.

Note that a k -cycle computation of the circuit is not necessarily well defined for all $k > 1$. The reason for this is the fact that φ includes constant values. Recall that k_{min} represents the minimum bit-vector width required to represent the constants in φ , and that w_{min} indicates when k_{min} cycles of C has been completed. We can therefore use w_{min} as a “guard” when defining Bad . The “guard” disables the output until k_{min} -th cycle.

To complete the reduction from LIA to a transition system, we create a safety verification problem $T = (Init, Tr, Bad)$ where $Init = C.\text{Init}()$, $Tr = C.\text{Tr}()$ and $Bad := w_{min} \wedge C.\text{Output}()$.

B. Naïve Decision Procedure

Before describing LIAMC, let us first provide an intuition. A well known SAT-based verification technique is Bounded Model Checking (BMC) [4]. Given a transition system T , BMC searches for an execution that starts from the initial states (i.e. $Init$) and reaches the bad states (i.e. Bad) s.t. it satisfies the transition relation. This path is called a *counterexample*. To find such a counterexample of length N , BMC generates the following N -unrolling formula:

$$\mu(T, N) := Init(U^0) \wedge \left(\bigwedge_{i=0}^{N-1} Tr(U^i, U^{i+1}) \right) \wedge Bad(U^N) \quad (5)$$

This formula is then passed to a SAT solver. If it is satisfiable, a counterexample of length N exists. When clear from the context, we omit T and write $\mu(N)$.

Consider again our example in Figure 2. The combinational adder that appears in Figure 1 is a result of unrolling the sequential circuit 3 times.

Recall that the reduction of LIA to a transition system treats integers as streams of bits. Let φ be a LIA formula and let $T = (Init, Tr, Bad)$ be the corresponding transition system.

Proposition 1 For $N \geq k_{min}$, $\varphi|_N$ and $\mu(T, N)$ are equ-satisfiable.

¹Our implementation handles the *ite* operator directly.

Algorithm 3: LIAMC (φ, N)

Input: A LIA formula φ over variables V , a constant $N \in \mathbb{N} \cup \{\infty\}$

Output: sat, unsat or unknown.

```

1  $T \leftarrow \text{LIATOMC}(\varphi)$ 
2  $\text{MC} \leftarrow \text{InitMC}(T, N)$ 
3 repeat
4    $(\text{result}, k) \leftarrow \text{MC.Solve}()$ 
5   if  $\text{result} = \text{SAFE}$  then
6     return unsat
7   else if  $\text{result} = \text{UNSAFE}$  then
8     if  $k = N$  then
9       return sat
10     $\pi \leftarrow \text{MC.GetCex}()$ 
11    if  $\text{Extendable}(\varphi, \pi, N)$  then
12      return sat
13    else
14       $\text{MC.BlockCex}(\pi)$ 
15 until  $\infty$ 
16 return unknown

```

Given Proposition 1, BMC can be used to reason about linear arithmetic constraints over fixed-width bit-vectors, namely, over $\mathbb{Z}/2^N\mathbb{Z}$ for some N . It is important to note, in fact, that $\mu(N)$ is similar to a bit-blasted $\varphi|_N$ [5]. Consequently, this approach is, in general, not superior to solving the bit-blasted $\varphi|_N$ with a BV solver [5], since it requires a N -cycles long computation of the sequential circuit.

IV. DECISION PROCEDURE FOR LIA_N AND LIA

In this section we describe LIAMC, a decision procedure for LIA_N and LIA. In the previous section we show how a formula φ can be reduced to a transition system, and how BMC can be used as a decision procedure. Yet, such a decision procedure is not more efficient than using BV solvers.

In order to achieve efficiency, LIAMC relies on the ability of state-of-the-art SATMC algorithms to generalize a bounded proof of correctness into a safe inductive invariant. This generalization proves the absence of a counterexample for any N . Note that this gives another intuitive justification for why the reduction from LIA_N and LIA treats both integers and fixed-width bit-vectors as unbounded streams of bits. In case the SATMC algorithm finds an inductive invariant, there exists k such that $\varphi|_N$ is unsatisfiable for every $N \geq k$.

For the case a counterexample of length k exists in T , we have implemented a procedure that uses the “structure” for T such that it can, iteratively, and incrementally extend the counterexample to a target length N (for LIA_N) or extend the counterexample for the integers. The key insight here is to treat a counterexample of length k as a partial assignment.

LIAMC appears in Algorithm 3. It can operate in two modes, which are determined by the value of N . If $N = \infty$, then φ is interpreted over \mathbb{Z} (LIA mode), otherwise it is interpreted over $\mathbb{Z}/2^N\mathbb{Z}$ (LIA_N mode). The initialization (lines 1-2) of LIAMC starts by transforming φ to a transition system $T = (\text{Init}, \text{Tr}, \text{Bad})$ and setting up an instance of a model checker MC . Note that MC receives N , the maximum time frame it needs to consider. The main loop (lines 3-15) uses a model checker to prove either T is SAFE or UNSAFE.

We assume that $\text{MC.Solve}()$ (line 4) returns a pair (result, k) , where result is either SAFE or UNSAFE. In case $\text{result} = \text{UNSAFE}$ then k is the length of the counterexample. Otherwise, if $\text{result} = \text{SAFE}$ k is the depth at which an inductive invariant is found, or if no invariant is found $k = N$ (indicating no counterexample up to N).

We now describe LIAMC in more detail. We start by describing the case $\varphi|_N$ is satisfiable, and then the case it is unsatisfiable.

A. Satisfiability: T is UNSAFE (line 7)

Let us assume a counterexample of length k exists. In this case, $\varphi|_k$ is satisfiable. Since the satisfiability of $\varphi|_k$ does not entail the satisfiability of $\varphi|_N$, LIAMC checks if the returned counterexample can be “extended” into a counterexample of $\varphi|_N$. In what follows we detail this procedure for both LIA_N and LIA.

1) Extending a Counterexample: As noted above, a counterexample of length k implies that $\varphi|_k$ is satisfiable. Due to the different semantics of LIA_N and LIA_k ($N > k$), the satisfying assignment for $\varphi|_k$ is not necessarily a satisfying assignment for $\varphi|_N$. The naive solution to the above problem, is to check whether the given assignment is also an assignment for $\varphi|_N$ (either when $N = \infty$ or $N < \infty$). This solution amounts to a sign-extension of the satisfying assignment. While it is simple, in most cases it does not work. As an example, consider again the following formula:

$$\varphi := (z = x + y) \wedge (x > 0) \wedge (y > 0) \wedge (z < 0)$$

As noted before, $x = 1, y = 1$ and $z = -2$ is a satisfying assignment for $\varphi|_2$, but it is not a satisfying assignment for $\varphi|_N$ for all $N > 2$.

Given a counterexample π of length k , let us assume we would like to extend it for $\varphi|_{k+1}$. Intuitively, π assigns values for k bits out of $k+1$. Therefore, if there exists a satisfying assignment π^* to $\pi \wedge \mu(k+1)$ then π^* is an extension of π for $\varphi|_{k+1}$, since it satisfies $\mu(k+1)$.

Using the above intuition, we can iteratively, and *incrementally*, extend a counterexample up to a desired depth N such that $N > k$. This gives us an efficient procedure to determine satisfiability for LIA_N ($N < \infty$).

We now need to handle the case of LIA ($N = \infty$). For LIA, we use the same intuition as above. Namely, a counterexample π of length k gives a valuation to the lower k bits. However, we need to adjust this intuition for integers in \mathbb{Z} . Let us assume an integer $v \in \text{Int}(\varphi)$ is evaluated to $c_v \in \mathbb{Z}/2^k\mathbb{Z}$ in π . In order to extend it, we can add the following constraint: $(v = v^* \cdot 2^k + |c_v|) \vee (v = -(v^* \cdot 2^k + |c_v|))$ where v^* is a fresh integer variable.

Given a counterexample π of length k , let us define:

$$\Delta(\pi) := \bigwedge_{v \in \mathcal{V}_I} ((v = v^* \cdot 2^k + |c_v|) \vee (v = -(v^* \cdot 2^k + |c_v|)))$$

The function $\Delta(\pi)$ captures the value π assigns to the lower k bits of an integer in φ .

Lemma 1 *If $\varphi \wedge \Delta(\pi)$ is satisfiable, then φ is satisfiable.*

Algorithm 4: Extendable(φ, T, π, N)

Input: A LIA formula φ and its corresponding safety verification problem $T = (\text{Init}, \text{Tr}, \text{Bad})$, a counterexample π of length k , and a constant $N > k$, s.t. $N \in \mathbb{N} \cup \{\infty\}$

Output: (false, \perp) or (true, π^*).

```

1 if  $N = \infty$  then
2   ( $\text{result}, \pi^*$ )  $\leftarrow \text{LIA}.\text{IsSAT}(\varphi \wedge \Delta(\pi))$ 
3   if  $\text{result} = \text{sat}$  then
4     | return ( $\text{true}, \pi^*$ )
5   return ( $\text{false}, \perp$ )
6 else
7    $m \leftarrow k$ 
8    $i \leftarrow k + 1$ 
9   while  $i \leq N$  do
10    | ( $\text{result}, \pi^*$ )  $\leftarrow \text{IsSAT}(\mu(T, i) \wedge \pi)$ 
11    | if  $\text{result} = \text{sat}$  then
12      |   |  $m \leftarrow i$ 
13      |   |  $i \leftarrow i + 1$ 
14   if  $m = N$  then return ( $\text{true}, \pi^*$ )
15 return ( $\text{false}, \perp$ )

```

In order to determine satisfiability of $\varphi \wedge \Delta(\pi)$, we use a LIA solver. In case $\varphi \wedge \Delta(\pi)$ is satisfiable, π can be extended to a satisfying assignment for φ . We would like to emphasize that using a LIA solver when $N = \infty$ (LIA mode) is intended to rule out counterexamples that may appear due to overflow. Note that it may be possible to model T s.t. overflow is not possible.

The procedure for extending counterexamples appears in Algorithm 4. In the LIA_N mode, we try and iteratively extend a counterexample of length k to N (lines 9-13). As mentioned above, extending a counterexample in LIA mode requires a call to a LIA solver (line 2). In both cases, a counterexample that cannot be extended is blocked.

Theorem 1 If LIAMC returns sat, then $\varphi|_N$ is satisfiable.

Proof Sketch: Let us assume a counterexample π of length $k < N$ exists. If $N < \infty$, and π can be extended, then a counterexample of length N exists and thus $\varphi|_N$ is satisfiable. For $N = \infty$, satisfiability of φ follows from Lemma 1. ■

B. Unsatisfiability: T is SAFE (line 5)

Due to the definition of Bad , the property being verified (i.e. $\neg \text{Bad}$) is of the form $w_{min} \Rightarrow o$. Moreover, since the reduction from φ to T uses unbounded bit-vectors, if a safe inductive invariant is found by the model checker, $\varphi|_N$ is unsatisfiable for all $N \geq k$.

Lemma 2 Let φ be a formula in LIA. If there exists k s.t. for all $N > k$ $\varphi|_N$ is unsatisfiable then φ is unsatisfiable.

The proof for Lemma 2 relies on the following: if φ is satisfiable, there exists $N \in \mathbb{N}$ s.t. $\varphi|_N$ is satisfiable.

The above lemma gives us a way to determine the unsatisfiability of φ : if T is SAFE and ($N = \infty$), LIAMC only

returns SAFE if an inductive invariant is found. In that case, using Lemma 2, LIAMC concludes φ is unsatisfiable.

In the case $N < \infty$ (LIA_N mode), If T is SAFE up to bound N , LIAMC can terminate concluding $\varphi|_N$ is unsatisfiable even when an inductive invariant is not found. This is due to the fact that if no counterexample exists at depth N , $\varphi|_N$ is unsatisfiable

We do like to emphasize that while there is no requirement to find a safe inductive invariant in case $N < \infty$, if such an invariant is found at bound smaller than N , it implies the unsatisfiability of $\varphi|_N$.

Theorem 2 If LIAMC returns unsat, then $\varphi|_N$ is unsatisfiable.

Proof Sketch: We consider two cases. First, if no counterexample is found during the execution of LIAMC, and the model checker returns SAFE, then for $N < \infty$ the proof is immediate, and for $N = \infty$ we use Lemma 2.

The second case occurs when LIAMC blocks a counterexample π . It remains to be shown that π cannot be part of a real counterexample. Let us assume π is of length k (and $k < N$).

For the case of $N < \infty$, this is immediate - if π cannot be extended up to N it cannot be part of a real counterexample and therefore can safely be blocked.

For $N = \infty$, a similar logic applies. Let us assume that $\varphi \wedge \Delta(\pi)$ is unsatisfiable. Since every positive integer can be expressed by a sum of powers of 2, $\Delta(\pi)$ fixes only the first k elements of that sum. The rest of the elements in this summation are unrestricted, and therefore, if there exists an assignment for this valuation, the LIA solver finds it. However, if such an assignment does not exist, we can safely block this valuation for the first k elements of the sum. ■

V. EXPERIMENTS

We implemented a prototype of LIAMC² using a generic SMT-LIB2 parser³ and ABC [13]. We use the SMT-LIB2 parser to transform a LIA or LIA_N formula to a transition system represented by an And-Inverter Graph (AIG) in ABC. For the SATMC procedure we use ABC's dprove command.

For evaluation, we use the QF_LIA⁴ benchmarks from SMT-COMP'16⁵. Since LIAMC targets both LIA and LIA_N , we used two sets of experiments. First, we reinterpreted the LIA benchmark over $\mathbb{Z}/2^N\mathbb{Z}$ for $N \in \{32, 64, 128\}$ and evaluated LIAMC against Boolector [9] and the Bit-Vector solver in Z3 [10]. Second, we compared the performance of LIAMC against the LIA solver in CVC4 [11] and Z3.

We set a 900 seconds time limit for all benchmarks. All experiments were conducted on a machine running Ubuntu

²Available at <http://www.cs.technion.ac.il/~yvize/liamc.html>

³Source code is available from <https://es-static.fbk.eu/people/griggio/misc/smtlib2parser.html>

⁴Only nec-smt subset was excluded due to its size, as even without this subset our benchmark includes more than 2700 test cases.

⁵Benchmarks are available from <http://smtcomp.sourceforge.net/2016/benchmarks.shtml>

TABLE I: Number of solved instances for LIA_N . *Total* stands for the total number of test cases in that benchmark. The difference is due to the fact that not all LIA test cases can be represented in LIA_N for certain values of N .

Benchmark	Total	Status	LIAMC	Boolector	Z3	Virtual Best
LIA ₃₂ (32bit)	2647	SAT UNSAT	1475 784	1257 988	1373 881	1539 995
LIA ₆₄ (64bit)	2784	SAT UNSAT	1630 680	1340 1017	1448 889	1781 1023
LIA ₁₂₈ (128bit)	2742	SAT UNSAT	1565 637	1233 1013	1347 861	1734 1020




Fig. 3: $\mathbb{Z}/2^{32}\mathbb{Z}$: Trend for satisfiable instances (32 bit).

16.04.2 LTS, with Intel Xeon E3-1240V2 running at 3.4GHz and 32GB of RAM.

Table I shows the number of solved instances for the different experiments of LIA_N . As can be seen from the table, LIAMC has a big advantage specifically on satisfiable instances, for all values of N . LIAMC constructs a satisfying assignment, incrementally, starting from the LSB. We believe this is the main reason for the performance advantage of LIAMC over the other methods. Figures 3-5 further emphasize the performance advantage of LIAMC on satisfiable instances. Moreover, we can see the performance advantage of LIAMC grows as the width of bit-vectors grows.

It is important to note that the approaches are complementary as many test cases are solved by LIAMC and not by Boolector, and vice-versa. Overall, LIAMC solves 205 test cases not solved neither by Boolector nor Z3 for $N = 32$. For $N = 64$ and for $N = 128$, LIAMC solves 288 and 331 test cases that are not solvable by the other solvers. When compared to Boolector, for $N = 32$, LIAMC solves 370 test cases not solved by Boolector, and Boolector solves 331 test cases not solved by LIAMC. For $N = 64$ and $N = 128$, LIAMC solves 427 and 496 test cases not solved by Boolector, while Boolector solves 482 and 501 test cases not solved by LIAMC. In the case of Z3, for $N = 32, 64, 128$, LIAMC solves 324, 329 and 397 cases not solved by Z3, while Z3 solves 265, 337, 349 cases not solved by LIAMC.

When considering unsatisfiable instances, LIAMC finds an inductive invariant in 577 cases. It is important to note that for large values of N (e.g. $N \geq 512$) this fact translates to a clear advantage of LIAMC over the other solvers.

Table II presents solved instances in LIA mode. It compares




Fig. 4: $\mathbb{Z}/2^{64}\mathbb{Z}$: Trend for satisfiable instances (64 bit).




Fig. 5: $\mathbb{Z}/2^{128}\mathbb{Z}$: Trend for satisfiable instances (128 bit).

LIAMC to CVC4 and Z3. The table shows that both CVC4 and Z3 perform better than LIAMC. Analyzing the results shows that LIAMC can solve 88 instances not solved by CVC4, and 126 instances not solved by Z3.

We would like to note that the current results of LIAMC (in both modes) can be greatly improved. While the `dprove` command in ABC is capable, we are sure that LIAMC can benefit from a portfolio-based model checker, as well as from SATMC algorithms that target the kind of transition systems LIAMC generates. To evaluate this idea, we have chosen a random subset of unsolved instances and used the SATMC algorithm AVY [8] as part of LIAMC. Many of these unsolved instances (UNSAT) were solvable by AVY⁶. Moreover, an efficient BMC engine can probably solve many of the UNSAT cases LIAMC did not solve. This is due to the conceptual similarity between using BMC and an eager BV solver (as mentioned before). We intend to explore these avenues in our future work.

⁶We did not add these solved instances to the results presented in this paper since we had not run AVY on the entire benchmark set.

TABLE II: Number of solved instances for LIA.

	LIAMC	CVC4	Z3
SAT	1289	1657	1581
UNSAT	577	1106	1103
Uniquely Solved	18	18	0

VI. RELATED WORK

A translation from linear arithmetic to finite automata had been proposed more than 20 years ago [14] and studied further in a number of works [15]–[17]. Our work belongs to that line of research as a finite automata can be thought of as a sequential circuit. The added value of our work is that we present an efficient decision procedure, achieved by leveraging a symbolic representation of the automata (i.e. the sequential circuit) and advancements from modern SATMC research, enhanced by novel generalization techniques. Our results challenge the pessimistic forecast in [16]: “there is little hope that these techniques will consistently outperform more traditional approaches when these can be applied”.

Several related methods for synthesizing unbounded bit-vector arithmetic were proposed in [12], [18], but in these works the context is synthesis and no efficient decision procedure was detailed.

A closely related line of work is [5], [19], where a reduction from a fragment of BV (restricted to bitwise operators, addition, subtraction, shift by one, indexing and comparators) to propositional model checking has been introduced (as a by-product of studying the complexity of bit-vector logic). The proposed method has been implemented and shown to outperform traditional SMT solvers on crafted BV benchmarks, restricted to the aforementioned BV fragment. Unlike the transformation applied by LIAMC, the modeling suggested in [19] encodes the width of the bit-vectors into the model checking problem, making SATMC algorithms inefficient. As a result, BDD-based model checking algorithms were found to be the most efficient experimentally [19]. LIAMC shows how SATMC can be applied efficiently even for the subset supported by [19]⁷ by applying generalization techniques. Generalization is possible for LIAMC since the width of bit-vectors is not encoded in the transition system. In addition, our approach also handles multiplication by a constant, which makes it applicable to arbitrary formulas in LIA_N and LIA.

LIAMC constructs a satisfying assignment incrementally by iteratively extending a satisfying assignment from a simple theory to a more complex one (i.e. from $\mathbb{Z}/2^k\mathbb{Z}$ to $\mathbb{Z}/2^N\mathbb{Z}$ where $N > k$). A somewhat similar concept is applied by [20] in the context of floating-point arithmetic (FPA). In [20], the formula is solved w.r.t. a simpler “proxy” theory. In case that a satisfying assignment is found, it is then tried to be adjusted to FPA semantics.

VII. CONCLUSION

In this paper we introduced LIAMC, a novel decision procedure for LIA_N and LIA. LIAMC is based on a transformation of linear arithmetic constraints to a transition system. While this approach, in general, has been suggested and explored in the past in different contexts, to our knowledge LIAMC is the first efficient implementation. There are three key insights that make LIAMC efficient and different from previous approaches: 1) We treat both integers and fixed-width bit-vectors as unbounded streams of bits, which allows us to apply SATMC, and 2) We use *generalization* to efficiently reason about wide bit-vectors and integers.

⁷Note that throughout our experiments, the transition systems include more than thousands of state elements, making BDD-based MC intractable.

Our experiments show that LIAMC can solve many instances that cannot be solved by other top-tier SMT solvers, for both LIA_N and LIA. Moreover, in the case of LIA_N , LIAMC is the best performer solving the most instances. We therefore believe that this approach has a promising future.

REFERENCES

- [1] L. M. de Moura and N. Bjørner, “Satisfiability modulo theories: introduction and applications,” *Commun. ACM*, vol. 54, no. 9, pp. 69–77, 2011.
- [2] D. Jovanovic and L. M. de Moura, “Cutting to the chase - solving linear integer arithmetic,” *J. Autom. Reasoning*, vol. 51, no. 1, pp. 79–108, 2013.
- [3] Y. Vizel, G. Weissenbacher, and S. Malik, “Boolean satisfiability solvers and their applications in model checking,” *Proceedings of the IEEE*, vol. 103, no. 11, pp. 2021–2035, 2015.
- [4] A. Biere, A. Cimatti, E. M. Clarke, O. Strichman, and Y. Zhu, “Bounded model checking,” *Advances in Computers*, vol. 58, pp. 117–148, 2003.
- [5] G. Kovásznai, A. Fröhlich, and A. Biere, “Complexity of fixed-size bit-vector logics,” *Theory Comput. Syst.*, vol. 59, no. 2, pp. 323–376, 2016.
- [6] K. L. McMillan, “Interpolation and SAT-Based Model Checking,” in *CAV*, 2003, pp. 1–13.
- [7] A. R. Bradley, “SAT-Based Model Checking without Unrolling,” in *VMCAI*, 2011, pp. 70–87.
- [8] Y. Vizel and A. Gurfinkel, “Interpolating property directed reachability,” in *CAV*, 2014, pp. 260–276.
- [9] R. Brummayer and A. Biere, “Boolector: An efficient SMT solver for bit-vectors and arrays,” in *15th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS)*, 2009, pp. 174–177.
- [10] L. M. de Moura and N. Bjørner, “Z3: an efficient SMT solver,” in *Tools and Algorithms for the Construction and Analysis of Systems, 14th International Conference, TACAS, 2008*, pp. 337–340.
- [11] C. Barrett, C. L. Conway, M. Deters, L. Hadarean, D. Jovanovic, T. King, A. Reynolds, and C. Tinelli, “CVC4,” in *Computer Aided Verification - 23rd International Conference, CAV, 2011*, pp. 171–177.
- [12] A. Spielmann and V. Kuncak, “Synthesis for unbounded bit-vector arithmetic,” in *Automated Reasoning - 6th International Joint Conference, IJCAR 2012*, 2012, pp. 499–513.
- [13] R. K. Brayton and A. Mishchenko, “ABC: An Academic Industrial-Strength Verification Tool,” in *CAV*, 2010, pp. 24–40.
- [14] P. Wolper and B. Boigelot, “An automata-theoretic approach to presburger arithmetic constraints (extended abstract),” in *Static Analysis, Second International Symposium, SAS’95*, 1995, pp. 21–32.
- [15] A. Bouet and H. Comon, “Diophantine equations, presburger arithmetic and finite automata,” in *Trees in Algebra and Programming - CAAP’96, 21st International Colloquium*, 1996, pp. 30–43.
- [16] B. Boigelot and P. Wolper, “Representing arithmetic constraints with finite automata: An overview,” in *Logic Programming, 18th International Conference, ICLP 2002*, 2002, pp. 1–19.
- [17] B. Boigelot, S. Jodogne, and P. Wolper, “An effective decision procedure for linear arithmetic over the integers and reals,” *ACM Trans. Comput. Log.*, vol. 6, no. 3, pp. 614–633, 2005.
- [18] J. Hamza, B. Jobstmann, and V. Kuncak, “Synthesis for regular specifications over unbounded domains,” in *International Conference on Formal Methods in Computer-Aided Design (FMCAD’10)*, 2010, pp. 101–109.
- [19] A. B. Andreas Fröhlich, Gergely Kovásznai, “Efficiently solving bit-vector problems using model checkers,” in *11th International Workshop on Satisfiability Modulo Theories*, 2013.
- [20] J. Ramachandran and T. Wahl, “Integrating proxy theories and numeric model lifting for floating-point arithmetic,” in *2016 Formal Methods in Computer-Aided Design, FMCAD 2016*, 2016, pp. 153–160.