# Analysis of x86 Application and System Programs via Machine-Code Verification

Shilpi Goel, Warren A. Hunt, Jr., and Matt Kaufmann

Department of Computer Science The University of Texas at Austin 1 University Way, M/S C0500 Austin, TX 78712-0233

> hunt@cs.utexas.edu TEL: +1 512 471 9748 FAX: +1 512 471 8885

## Introduction

Motivation: Increase the **reliability** of programs used in the industry

### Approach: Machine-code verification for x86 platforms

- We are developing a **formal x86 model** in **ACL2** for code analysis.
- -We are vetting our tools on **commercial-sized problems**.

Today, we talk about our ongoing work in formal verification of software, and present our plans to verify supervisor-level code in the immediate future.

Objective: Emulate an operating system, like **FreeBSD**, along with the programs running on it, and **prove properties about kernel code** 

## Ecosystem

Our group has significant collaboration with the government and industry.



Our own research includes:

- Development of **core technologies**
- Application of these technologies in different domains
- Validation of commercial processor designs at Centaur and Oracle (10+ developers, 30+ users)

## **Project Overview**

**Goal:** Build robust tools to increase software reliability

- Verify critical properties of application and system programs
- Correctness with respect to **behavior**, **security**, & **resource usage**

### **Plan of Action:**



- 1. Build a **formal, executable x86 ISA model** using AC
- 2. Develop a machine-code analysis framework based on this model
- 3. Employ this framework to **verify application and system programs**

# Contributions

*A new tool:* General-purpose analysis framework for x86 machine-code
Accurate x86 ISA reference

### **Program verification taking memory management into account:**

- Properties of x86 memory-management data structures
- Analysis of programs, including low-level system & ISA features

**Reasoning strategies:** Insight into low-level code verification in general

Build effective lemma libraries

### Foundation for future research:

- Target for verified/verifying compilers
- Resource usage guarantees
- Information-flow analysis
- Ensuring process isolation

# Outline

- Motivation
- Project Description
  - [1] Developing an x86 ISA Model
  - [2] Building a Machine-Code Analysis Framework
  - [3] Verifying Application and System Programs
- Future Work & Conclusion
- Accessing Source Code + Documentation

Obtaining the x86 ISA Specification

### Obtaining the x86 ISA Specification



Obtaining the x86 ISA Specification



### Obtaining the x86 ISA Specification



Running tests on x86 machines

Focus: 64-bit sub-mode of Intel's IA-32e mode

### Focus: 64-bit sub-mode of Intel's IA-32e mode

asic Program Execution Regis	ters	Address Space
Sixteen 64-bit Genera Registers	-Purpose Registers	2^64 -1
Six 16-bit Registers Segme	nt Registers	
64-bits RFLAG	Register	
64-bits RIP (Ins	truction Pointer Register)	
PU Registers		
Eight 80-bit Registers	Floating-Point Data Registers	0
16 16	bits Control Register bits Status Register	
16	bits Tag Register	
64 hits	Opcode Register (1     FPU Instruction Poi	1-bits) inter Register
64 bits	FPU Data (Operand	) Pointer Register
1MX Registers		
Eight 64-bit Registers	MMX Registers	
(MM Registers		
Sixteen 128-bit Registers	XMM	1 Registers
	32-bits MXCS	SR Register

Model Development



Figure 3-2. 64-Bit Mode Execution Environment

#### Model Development

#### Source: Intel Manuals



Figure 3-2. 64-Bit Mode Execution Environment

#### Model Development



Model Development

#### Source: Intel Manuals



Figure 3-2. 64-Bit Mode Execution Environment

#### Model Development

### *Under active development:* an x86 ISA model in ACL2

- x86 State: specifies the components of the ISA (registers, flags, memory)
- Instruction Semantic
   Functions: specify the effect of each instruction
- Step Function: fetches, decodes, and executes one instruction

Layered modeling approach mitigates the trade-off between reasoning and execution efficiency [ACL2'13]



## Model Validation

*How can we know that our model faithfully represents the x86 ISA?* Validate the model to increase trust in the applicability of formal analysis.



## Current Status: x86 ISA Model

- The x86 ISA model supports 400+ instructions, including some floatingpoint and supervisor-mode instructions
  - Can execute almost all user-level programs emitted by GCC/LLVM
  - Successfully co-simulated a contemporary SAT solver on our model
  - Successfully simulated a supervisor-mode zero-copy program
- **IA-32e paging** for all page configurations (4K, 2M, 1G)
- Segment-based addressing
- Lines of Code: ~85,000 (not including blank lines)
- Simulation speed\*:
  - ~3.3 million instructions/second (paging disabled)
  - ~330,000 instructions/second (with 1G pages)

Model Development: Current Status

# Outline

- Motivation
- Project Description
  - [1] Developing an x86 ISA Model
  - [2] Building a Machine-Code Analysis Framework
  - [3] Verifying Application and System Programs
- Future Work & Conclusion
- Accessing Source Code + Documentation

# Building a Lemma Database

• Semantics of the program is given by the effect it has on the machine state.

add %edi, %eax<br/>je 0x4003042. read operands1. read instruction from mem3. write sum to eax2. read flags4. write new value to flags3. write new value to pc5. write new value to pc

 The database should include lemmas about reads from and writes to the machine state, along with the interactions between these operations.

1. **read** instruction from mem

## Building a Lemma Database

- System data structures, like the paging structures, are extremely complicated.
- Correct operation of a system heavily depends upon such structures.
- We need to prove lemmas that can aid in proving the following kinds of critical properties:
  - Processes are isolated from each other.
  - Page tables, including access rights, are set up correctly.

### **Address Translations**



### **Address Translations**

**SEGMENTATION** 





### **Address Translations**

















- Automatically generate and prove many lemmas about reads and writes
- Libraries to reason about (non-)interference of memory regions
- Proved general lemmas about paging data structure traversals

# Outline

- Motivation
- Project Description
  - [1] Developing an x86 ISA Model
  - [2] Building a Machine-Code Analysis Framework
  - [3] Verifying Application and System Programs
- Future Work & Conclusion
- Accessing Source Code + Documentation
# **Automatically** verify snippets of straight-line machine code using **bit-blasting** [VSTTE'13]

55	push	%rbp
48 89 e5	mov	%rsp,%rbp
89 7d fc	mov	%edi,-0x4(%rbp)
8b 7d fc	mov	-0x4(%rbp),%edi
8b 45 fc	mov	-0x4(%rbp),%eax
c1 e8 01	shr	\$0x1,%eax
25 55 55 55 55	and	\$0x55555555,%eax
29 с7	sub	%eax,%edi
89 7d fc	mov	%edi,-0x4(%rbp)
8b 45 fc	mov	-0x4(%rbp),%eax
25 33 33 33 33	and	\$0x33333333,%eax
8b 7d fc	mov	-0x4(%rbp),%edi
c1 ef 02	shr	\$0x2,%edi
81 e7 33 33 33 33	and	\$0x33333333,%edi
01 f8	add	%edi,%eax
89 45 fc	mov	%eax,-0x4(%rbp)
8b 45 fc	mov	-0x4(%rbp),%eax
8b 7d fc	mov	-0x4(%rbp),%edi
c1 ef 04	shr	\$0x4,%edi
01 f8	add	%edi,%eax
25 Of Of Of Of	and	\$0xf0f0f0f,%eax
69 c0 01 01 01 01	imul	\$0x1010101,%eax,%eax
c1 e8 18	shr	\$0x18,%eax
89 45 fc	mov	%eax,-0x4(%rbp)
8b 45 fc	mov	-0x4(%rbp),%eax
5d	рор	%rbp
c3	retq	

# Application Program #1: popcount

**Automatically** verify snippets of straight-line machine code using **bit-blasting** [VSTTE'13]

<pre>int popcount_32 (unsigned int v) {     // From Sean Anderson's Bit-Twiddling Hacks     v = v - ((v &gt;&gt; 1) &amp; 0x55555555;     v = (v &amp; 0x33333333) + ((v &gt;&gt; 2) &amp; 0x33333333;;     v = ((v + (v &gt;&gt; 4) &amp; 0xF0F0F0F) * 0x1010101) &gt;&gt; 2     return(v); }</pre>						
	8b       45       for         25       33       33         8b       7d       for         c1       ef       02         81       e7       33         01       f8         89       45       for         8b       7d       for         61       ef       04         62       of       of         63       c0       01         64       c0       of         65       c0       01         69       c0       01         69       c0       01         69       45       for         80       45       for         8b       45       for         5d       c3       c3	2 3 33 33 2 3 33 33 2 3 33 33 2 5 4 6 0f 0f 1 01 01 8 5 5	mov and mov shr 33 and add mov mov mov mov shr add and 01 imul shr mov mov pop retq	-0x4(%rbp),%eax \$0x333333333,%eax -0x4(%rbp),%edi \$0x2,%edi \$0x333333333,%edi %edi,%eax %eax,-0x4(%rbp) -0x4(%rbp),%eax -0x4(%rbp),%edi \$0x4,%edi %edi,%eax \$0xf0f0f0f,%eax \$0x1010101,%eax,%eax \$0x18,%eax %eax,-0x4(%rbp) -0x4(%rbp),%eax %rbp		

# Application Program #1: popcount

**Automatically** verify snippets of straight-line machine code using **bit-blasting** [VSTTE'13]

<b></b>		<sup>1</sup> unsigned inc
int popcount_32 (un {	signed int v)	
<pre>// From Sean Ande v = v - ((v &gt;&gt; 1)</pre>	erson's Bit-Twiddling Hacks ( & 0x55555555);	RAX = popcount(input)
$v = (v \& 0 \times 333333)$ v = (v + v >> 4	(v >> 2) & 0x333333333) + ((v >> 2) & 0x333333333) + (v >> 2) & 0x1010101 + 0x101010101 + 0x101010101 + 0x1010101 + 0x1010101 + 0x1010101 + 0x1010101 + 0x1010101 + 0x101010101 + 0x1010101 + 0x1010010 + 0x101000 + 0x10000000000	3 $24$ ·
return(v);		specification function
 }		
80 45 fc 25 33 33 33 33 8b 7d fc c1 ef 02 81 e7 33 33 33 33 01 f8 89 45 fc 8b 45 fc 8b 7d fc c1 ef 04 01 f8 25 0f 0f 0f 0f 69 c0 01 01 01 01 c1 e8 18 89 45 fc 8b 45 fc 9 c0 01 01 01 01 c1 e8 18 89 45 fc 8b 45 fc	<pre>mov -0x4(%rbp),%eax and \$0x333333333333333333333333333333333333</pre>	<pre>popcount(x): if (x &lt;= 0) then return 0 else lsb := x &amp; 1 x := x &gt;&gt; 1 return (lsb + popcount(x)) endif</pre>
5d c3	pop %rbp reta	

# Application Program #2: *word-count*

 Proved the functional correctness of a word-count program that reads input from the user using read system calls. System calls are *nondeterministic* for application programs. [FMCAD'14]

55 48 89 48 83 c7 45 c7 45 c7 45 c7 45 c7 45 c7 45 c7 45 e8 90	e5 ec 20 fc 00 e8 00 ec 00 f0 00 f4 00 ff ff	00 00 00 00 00 00 00 00 00 00 00 00 00 00	push mov sub movl movl movl movl callq	<pre>%rbp %rsp,%rbp \$0x20,%rsp \$0x0,-0x4(%rbp) \$0x0,-0x18(%rbp) \$0x0,-0x14(%rbp) \$0x0,-0x14(%rbp) \$0x0,-0x10(%rbp) \$0x0,-0xc(%rbp) &lt;_gc&gt;</pre>
 05 01 89 45 e9 00 e9 6e 31 c0 48 83 5d c3	00 00 f0 00 00 ff ff c4 20	00 00 ff	add mov jmpq jmpq xor add pop retq	<pre>\$0x1,%eax %eax,-0x10(%rbp) &lt;_main+0xb8&gt; &lt;_main+0x2b&gt; %eax,%eax \$0x20,%rsp %rbp</pre>

# Application Program #2: word-count

 Proved the functional correctness of a word-count program that reads input from the user using read system calls. System calls are *nondeterministic* for application programs. [FMCAD'14]

Specification for counting the # of characters in str:	55 48 89 e5 48 83 ec 20	1 00 00 r 00 00 r 00 00 r 00 00 r 00 00 r 00 00 r	push mov sub	<pre>%rbp %rsp,%rbp \$0x20,%rsp \$0x0,-0x4(%rbp) \$0x0,-0x18(%rbp) \$0x0,-0x14(%rbp) \$0x0,-0x10(%rbp) \$0x0,-0xc(%rbp) &lt;_gc&gt; \$0x1,%eax %eax,-0x10(%rbp) &lt;_main+0xb8&gt; &lt;_main+0xb8&gt; &lt;_main+0x2b&gt; %eax,%eax \$0x20,%rsp</pre>
<pre>ncSpec(offset, str, count): if (well-formed(str) &amp;&amp; offset &lt; l c := str[offset] if (c == EOF) then return count else count := (count + 1) mod 2^3 ncSpec(1 + offset, str, coun</pre>			(str)) then	
endif endif Cor inp of t	<b>Functional Correctness Theorem:</b> Values computed by specification functions on standard input are found in the expected memory locations of the final x86 state.			

Other properties verified using our machine-code framework:

#### • Resource Usage:

- Program and its stack are disjoint for all inputs.
- Irrespective of the input, program uses a fixed amount of memory.

#### • Security:

Program does not modify unintended regions of memory.

### System Program: *zero-copy*

<u>Specification</u>: Copy data x from virtual memory location 10 to disjoint linear memory location 11.

<u>Verification Objective</u>: After a successful copy, 10 and 11 contain x.

Implementation:

Include the *copy-on-write* technique: 10 and 11 can be mapped to the same physical memory location p.

- Modifications to address mapping
- Access control management



#### Proved that the **implementation of a zero-copy program** meets the **specification of a simple copy operation**.

For simplicity, marking of paging structures during their traversal was turned off, i.e., no accessed and dirty bit updates were allowed for this proof.

We are currently porting this proof over to a more accurate x86 model, which characterizes updates to accessed and dirty bits as well.



# Outline

- Motivation
- Project Description
  - [1] Developing an x86 ISA Model
  - [2] Building a Machine-Code Analysis Framework
  - [3] Verifying Application and System Programs
- Future Work & Conclusion
- Accessing Source Code + Documentation

• Run a 64-bit FreeBSD kernel on our x86 ISA model

- This involves identifying and implementing relevant instructions, call gates, supporting task management, etc.
- Develop lemma libraries to reason about kernel code
  - This involves developing automated reasoning infrastructure for page table walks, access rights, etc.
- Identify and prove critical invariants in kernel code
  - This includes proving the correctness of context switches, privilege escalations, etc.

We look forward to collaborating with the



It is essential to state and prove properties related to behavior, security, and resource usage; bug-hunting can only take us so far. This task is **within the scope of mechanized theorem proving**, as is evidenced by its use by our collaborators in the government and the industry to prove complex properties about complex systems.

Although full verification of all software is the ultimate goal, the focus for the coming years is to create *islands of trust*, i.e., parts of the system for which complex properties have been formally verified.

# Accessing Source Code + Documentation

The x86isa project is available under **BSD 3-Clause license** as a part of the **ACL2 Community Books** project.



Go to <a href="https://github.com/acl2/acl2/">https://github.com/acl2/acl2/</a> and see books/projects/x86isa/README for details.

Also, documentation and user's manual is available online at <u>www.cs.utexas.edu/users/moore/acl2/manuals/</u> <u>current/manual/?topic=ACL2\_\_\_X86ISA</u>

# Some Publications

- *Shilpi Goel, Warren A. Hunt, Jr., and Matt Kaufmann.* Abstract Stobjs and Their Application to ISA Modeling In ACL2 Workshop, 2013
- Shilpi Goel and Warren A. Hunt, Jr. Automated Code Proofs on a Formal Model of the x86 In Verified Software: Theories, Tools, Experiments (VSTTE), 2013
- Shilpi Goel, Warren A. Hunt, Jr., Matt Kaufmann, and Soumava Ghosh.
   Simulation and Formal Verification of x86 Machine-Code Programs That Make System Calls In Formal Methods in Computer-Aided Design (FMCAD), 2014
- *Shilpi Goel, Warren A. Hunt, Jr., and Matt Kaufmann.* Engineering a Formal, Executable x86 ISA Simulator for Software Verification To appear in Provably Correct Software (ProCoS), 2015

# Extra Slides

# Verification Effort vs. Verification Utility

#### **Programmer-level Mode**

- Verification of *application* programs
- *Linear* memory address space (2<sup>64</sup> bytes)
- Assumptions about correctness of OS operations

#### System-level Mode

- Verification of *system* programs
- *Physical* memory address space (2<sup>52</sup> bytes)
- No assumptions about OS operations

# Motivation: x86 Machine-Code Verification

#### • Why not high-level code verification?

- X High-level verification frameworks do not address compiler bugs
  - Verified/verifying compilers can help
  - **x** But these compilers typically generate inefficient code
- × Need to build verification frameworks for many high-level languages
- × Sometimes, high-level code is unavailable
- Why x86?
  - x86 is in widespread use our approach will have immediate practical application

# Building a Lemma Database

Three kinds of theorems:

- Read-over-Write Theorems
- Write-over-Write Theorems
- Preservation Theorems

#### non-interference







































# **Preservation Theorems**



#### reading from a valid x86 state

```
valid-address-p(i) ∧
valid-x86-p(x86)

⇒
valid-value-p( R_i: x ) ∧
valid-x86-p(x86)
```

# **Preservation Theorems**



#### reading from a valid x86 state

```
valid-address-p(i) ∧
valid-x86-p(x86)
⇒
valid-value-p( R<sub>i</sub>:x ) ∧
valid-x86-p(x86)
```

#### writing to a valid x86 state
# Verification Effort vs. Verification Utility



#### **Programmer-level Mode**

Task 3 | Program Verification | Effort vs. Utility

# Programmer-level Mode: Model Validation



**Task A:** Validate the logical mode against the execution mode **Task B:** Validate the execution mode against the processor + system call service provided by the OS

### Programmer-level Mode: Execution Mode



### Programmer-level Mode: Execution and Reasoning



# Verification Landscape



Automatic

Interactive