




The Virtual Memory Abstraction Physical Memory Unprotected address space Programs are isolated Limited size Arbitrary size Shared physical frames All programs loaded at "0" Easy to share data Sharing is possible


Address spaces: Physical and Virtual


- Physical address space consists of the collection of memory addresses supported by the hardware
- Virtual address space consists of the collection of addresses that the process can "touch"
- Note: CPU generates virtual addresses

































One idea, many implementations

- Base and limit
- Segment table
 - maps variable-sized ranges of contiguous VAs to a range of contiguous PAs
- Page table
 - map fixed-size ranges of contiguous VAs to fixed sized ranges of contiguous PAs
- Paged segmentation
- Multilevel page tables
- Inverted page table


It's all just a lookup...

Physical Address
a30940
56bb03
240421
d82a04




On Base & Limit


- Contiguous Allocation: contiguous virtual addresses are mapped to contiguous physical addresses
- Protection is easy, but sharing is hard
 - Two copies of emacs: want to share code, but have data and stack distinct...
- Managing heap and stack dynamically is hard
 - We want them as far as as possible in virtual address space, but...





Strategies for Contiguous Memory Allocation


- First Fit
 - □ Allocate first big-enough hole
- Next Fit
 - □ As first fit, but start to search where you previously left off
- Best Fit
 - □ Allocate smallest big-enough hole
























On Segmentation Sharing a segment is easy! Protection bits control access 1000 to shared segments 1300 External fragmentation... 600 2900 Each process maintains a 200 2500 2300 segment table, which is saved 500 1300 1000 to PCB on a context switch 2500 2700 Fast? How do we enlarge a segment? 3100 3200


















Memory Protection

Used valid/invalid bit to indicate which mappings are active



Page table

Memory frames	
11	
2	
9	
4	
5	
0	
1	
3	

What happens on a TLB miss?

Can be handled in software or hardware

Software

- TLB generates trap
- Switch to kernel mode
- OS does translation
- OS loads new TLB entry and returns from trap

On Context Switch

- Flush TLB or add PID tag to TLB
 - add a CPU register
 - change PID registeron context switch

Hardware

- HW includes PTB register
- HW follows pointer and does look up in page table
- Exception handler invoked only if no/bad mapping/permission

On Context Switch

- change value stored in PTB register
- flush TLB

Space overhead

- Two sources
 - data structure overhead (the page table!)
 - p fragmentation
 - How large should a page be?


Overhead for paging:


(#entries x sizeofEntry) + (#"segments" x pageSize/2) =


- = ((VA_Size/pagesize) x sizeofEntry) + (#"segments" x pageSize/2)
 - □ Size of entry
 - enough bits to identify physical page (log2 (PA_Size / page size))
 - should include control bits (valid, modified, referenced, etc)
 - usually word or byte aligned


Computing paging overhead


- 1 MB maximum VA, 1 KB page, 3 segments (program, stack, heap)
 - \Box ((2²⁰ / 2¹⁰) x sizeofEntry) + (3 x 2⁹)
 - If I know PA is 64 KB then sizeofEntry = 6 bits (26 frames) + control bits
 - ▶ if 3 control bits, byte aligned size of entry: 16 bits











Examples 64-bit VA; 2K page; 4 byte/entry How many levels? each page table includes 512 entries (29) number of pages = 264/211 number of levels - 53/9 = 6 (rounded up)

The Challenge of Large Address Spaces


- With large address spaces (64-bits) page tables become cumbersome
 - □ 5/6 levels of tables
- A new approach——make tables proportional to the size of the <u>physical</u>, not the <u>virtual</u>, address space
 - □ virtual address space is growing faster than physical

Page Registers (a.k.a. Inverted Page Tables)

- For each frame, a register containing
 - □ Residence bit
 - is the frame occupied?
 - □ Page # of the occupying page
 - \square Protection bits


Catch?


- An example
 - □ 16 MB of memory
 - □ Page size: 4k
 - □ # of frames: 4096
 - □ Used by page registers (8 bytes/ register): 32 KB
 - □ Overhead: 0.2%
 - □ Insensitive to size of virtual memory



Where have all the pages gone?

- Searching 32KB of registers on every memory reference is not fun
- If the number of frames is small, the page registers can be placed in an associative memory——but...
- Large associative memories are expensive
 - hard to access in a single cycle.
 - consume lots of power







Time Overhead

- Average Memory Access Time (AMAT)
- σ $T_{L1miss} = T_{TLB} + (P_{TLBmiss} \times T_{TLBmiss}) + T_{L2} + (P_{L2miss} \times T_{mem})$

Demand Paging

- Code pages are stored in a file on disk
 - some are currently residing in memory-most are not
- Data and stack pages are also stored in a file
- OS determines what portion of VAS is mapped in memory
 - □ this file is typically invisible to users
 - $\hfill\Box$ file only exists while a program is executing
- Creates mapping on demand





Taking a Step Back

- Physical and virtual memory partitioned into equal-sized units (respectively, frames and pages)
- Size of VAS decoupled to size of physical memory
- No external fragmentation
- Minimizing page faults is key to good performance

Page replacement

- Local vs Global replacement
 - Local: victim chosen from frames of faulty process
 - fixed allocation per process
 - Global: victim chosen from frames allocated to <u>any</u> process
 - variable allocation per process
- Many replacement policies
 - Random, FIFO, LRU, Clock, Working set, etc.
- Goal is minimizing number of page faults

FIFO Replacement

- First block loaded is first replaced
- Low overhead
- Commonly used



FIFO Replacement

- First block loaded is first replaced
- Low overhead
- Commonly used



LRU Replacement

- Replace block referenced least recently
- Reference stack
 - n referenced block moved to top of stack
 - on page fault, block on bottom of stack is replacedand new block is placed on top of stack
- Difficult to implement

	а	ь	а	d	g	а	f	d	g	а	f	С	ь	g
FO	а	b	а	d	g	а	f	d	g	а	f	С	b	g
F1		а	ь	а	d	g	а	f	d	g	а	f	С	ь
F2				b	а	d	g	а	f	d	g	а	f	С
F3					b	b	d	g	а	f	d	g	а	f
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	M	M	Н	M	M	Н	M	Н	Н	Н	Н	M	M	M

Clock Replacement

- First-In-Not-Used -First-Out replacement
- Clock hand points to orange frame

	а	ь	а	d	g	а	f	d	g	а	f	С	ь	g
F0	a	a	a *	a *	a *	a *	а	а	а	a*	a*	а	a	g
F1		b	ь	b	b	b	f	f	f	f	f*	f	f	f
F2				d	d	d	d	d*	d*	d*	d*	С	С	С
F3					g	g	g	g	g*	g*	g*	9	Ь	ь
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	М	M	Н	М	М	Н	М	Н	Н	Н	Н	М	М	M

Optimal Replacement

- Replace block referenced furthest in future
- Minimum number of faults
- Impossible to implement

	а	ь	а	d	g	а	f	d	g	а	f	С	b	g
FO	а	а	а	а	а	а	а	а	а	а	а	С	ь	b
F1		b	b	ь	ь	ь	f	f	f	f	f	f	f	f
F2			d	d	d	d	d	d	d	d	d	d	d	d
F3					g	g	g	g	g	g	g	g	g	g
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	М	M	Н	М	М	Н	М	Н	Н	Н	Н	М	М	Н


Working Set Replacement

- Global replacement policy
- WS_t = set of pages referenced in (t-T+1, t)
- A page is replaced at t if it does not belong to WS+
 - pages not necessarily replaced at page fault time!
 - adapts allocation to changes in locality



Thrashing

- If too much multiprogramming, pages tossed out while needed
- one program touches 50 pages
 - □ with enough pages, 100ns/ref
 - if too few and faults every 5th reference
 - ▶ 10ms for disk IO



one reference now costs 2ms: 20,000 times slowdown

T =	3	а	ь	а	d	g	а	f	d	g	а	f	С	ь	g
	FO	а	а											С	
	F1		ь	ь	ь	g	g	g	d	d	d	f	f	f	g
	F2				d	d	d	f	f	f	а	а	а	ь	ь
		1	2	3	4	5	6	7	8	9	10	11	12	13	14
		М	M	Н	М	М	Н		М	М	М	М	М	М	М