





























UTCS 352, Lecture 23





<ul> <li>Two threads share variable X</li> <li>Hardware <ul> <li>Two CPUs, write-through caches</li> </ul> </li> </ul>				
Time step	Event	CPU 1's cache	CPU 2's cache	Memory
0				10
1	CPU 1 reads X	10		10
2	CPU 2 reads X	10	10	10
3	CPU 1 writes 1 to X	5	10	5





