Tail Latency: Beyond Queuing Theory

Kathryn S McKinley

Xi Yang, Stephen M Blackburn, Sameh Elnikety, Yuxiong He, Ricardo Bianchini











Servers in US datacenters



*Shehabi et al., United States Data Center Energy Usage Report, Lawrence Berkeley, 2016.

Electricity in US datacenters



Datacenter economics quick facts*

- ~ \$500,000 Cost of one datacenter
- ~3,000,000 US datacenters in 2016
- ~ \$1.5 trillion US Capital investment to date
- ~ \$3,000,000,000 KW dollars / year
 - ~ \$30,000,000 Savings from 1% less work

Lots more by not building a datacenter

Improve efficiency!









400 millisecond delay decreased searches/user by 0.59%. [Jack Brutlag, Google]

Two second slowdown reduced revenue/user by 4.3%. [Eric Schurman, Bing]



Server architecture

client




aggregator




workers


Characteristics of interactive services




Client side observations



Client side observations



Client side observations



Roadmap

What's in the tail?

Continuous profiling to diagnose the tail

Real problems


- Noise: replication
- Work: parallelism
- Other opportunities

Still poor utilization due to bursty diurnal workload

Colocation for utilization without impacting tail latency

Opportunities in hardware/software codesign

Simplified life of a request



Prior state of the art

Dick Site's talk: https://www.youtube.com/watch?v=QBu2Ae8-8LM


Dick Sites & team

Hand instrument system

1% on-line budget

sample – but tails are rare...

Off-line schematics
Have insight
Improve the system



Dick Sites & team

Hand instrument system

1% on-line budget

sample – but tails are rare...

Off-line schematics

Have insight

Improve the system

Dick Sites & team

Hand instrument system

1% on-line budget

sample – but tails are rare...

Off-line schematics

Have insight

Improve the system

Automated instrumentation

1% on-line budget

continuous on-line profiling

Off-line schematics

Have insight

Improve the system

+ On-line optimization

Automated cycle-level on-line profiling

[ISCA'15 (Top Picks HM), ATC'16]


Insight Hardware & software generate signals



SHIM Design

ISCA'15 (Top Picks HM), ATC'16

Observe global state from other core




```
while (true):
    for counter in LLC misses, cycles:
        buf[i++] = readCounter(counter)
```

LLC misses per cycle

Observe local state with SMT hardware

```
HT1
  Core
             Core
                        Core
Shared L3 Cache**
Memory Controller I/O
```


```
while (true):
   for counter in HT2 SHIM, Core, Cycles:
    buf[i++] = readCounter(counter);
```




HT1 IPC = Core IPC – HT2 SHIM IPC

Correlate hardware & software events


```
while (true):
    for counter in HT2 SHIM, Core, cycles:
        buf[i++] = readCounter(counter);
    tid = thread on HT1
    buf[i++] = tid.method;
```





Fidelity

Raw samples



Problem: samples are not atomic

Counters C: cycles R: retired instructions


$$IPC = (R_{t} - R_{t-1}) / (C_{t} - C_{t-1})$$

$$IPC_{1} \qquad IPC_{2} \qquad IFC_{3}$$


$$R_{0} C_{0} \qquad R_{1} C_{1} \qquad R_{2} C_{2} \qquad R_{3} C_{3}$$

Solution: use clock as ground truth


 $CPC = (C_{t-1}^e - C_{t-1}^e) / (C_{t}^s - C_{t-1}^s)$ this should be 1!



Filtering Lusearch IPC samples



IPC of individual methods in Lucene




top 10 methods (74% total execution time)

Overheads from other core

113MHz: 3+ orders of magnitude over interrupt 'maximum'

3MHz: 1+ order of magnitude over interrupt 'maximum'



Overheads from write invalidations

Understanding Tail Latency



SHIM signals


Requests

- thread ids
- request id (software configured)
- time stamps, PC


System threads

- thread ids
- time stamp, PC

All requests



Longest 200 requests




Parallelism



Parallelism historically for throughput

Idea Parallelism for tail latency



Haralltdis Dynamic Parallelism [ASPLOS'15]

Parallelism historically for throughput




Insight Long requests reveal themselves

Approach Incrementally add parallelism to long requests — the tail based on request progress & load



Evaluation 2x8 64 bit 2.3 GHz Xeon, 64 GB




Queuing theory

Optimizing average latency maximizes throughput

But not the tail!


Shortening the tail reduces queuing latency

Longest 200 requests



Correlate bad requests with system state

Use time stamps to post-process traces



Recap & what's next

SHIM continuous profiling to diagnose the tail

- Noise: replication
- Work: parallelism
- Scalability bottlenecks

Continuous monitoring suggests dynamic optimizations

but... still poor utilization due to bursty diurnal workload


Colocation

Looking forward

Queuing theory

Over provision for maximum burst, otherwise queuing delay degrades average and tail latency

High Responsiveness-Low Utilization



Service Level
Objective
100ms SLO



"Such WSCs tend to have relatively low average utilization, spending most of its time in the

10 - 50% CPU utilization range."


Luiz André Barroso, Urs Hölzle

"The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines"

Soak up Slack with Batch?


Goal No tail latency impact [TOCS'16, EuroSys'14] requires idle cores in part because

OS descheduling is slow




Co-running on different cores

SMT turned off



Co-running on different cores

SMT turned off




Co-running on same core in SMT lanes






SMT Co-Runner


RPS




Simultaneous Multithreading OFF



Simultaneous Multithreading ON



Principled Borrowing




Batch borrows hardware when LC is idle

Batch releases hardware when LC is busy

Can we implement principled borrowing on current hardware?

Hardware is Ready – Software is Not



OS supports thread sleeping, but not hardware sleeping release SMT hardware to other lane

nanonap()

Thread invoking nanonap releases
SMT hardware without releasing
SMT context


OS can interrupt & wakeup thread
OS cannot schedule hardware context

```
per_cpu_variable: nap_flag;
void nanonap() {
    enter_kernel();
    disable_preemption();
    my_nap_flag = this_cpu_flag(nap_flag);
    monitor(my_nap_flag);
    mwait();
    enable_preemption();
    leave_kernel();
}
```

Elfen Scheduler

No change to latency-critical threads

Instrument batch workloads to detect LC threads & nap



Bind latency-critical threads to LC lane Bind batch threads to batch lane

Elfen Scheduler batch


Batch thread borrows resources, continuously checks LC lane status


nanonap()

- 2 LC starts, batch calls nanonap() to release SMT hardware resources
- OS touches nap_flag to wake up batch thread

```
/* fast path check injected into method body */
    check:
   if (!request_lane_idle)
        slow path();
    slow_path() {
        nanonap(); }
       maps lane IDs to the running task
    exposed SHIM signal: cpu_task_map
    task_switch(task T) {
       cpu_task_map[thiscpu] = T;
    idle task() {
     // wake up any waiting batch thread
      update_nap_flag_of_partner_lane();
```


Results: Borrow Idle






Exciting times

Hardware heterogeneity - opportunity & challenge



Heterogeneous workload!



Requirements pull for heterogeneity!

[DISC'14, ICAC'13, submission]


Heterogeneous hardware dominates homogeneous hardware for throughput, performance, and energy with a fixed power budget & variable request demand

Slow-to-Fast sacrifice average a bit to reduce energy & tail latency

Thank you

Extras

Online self scheduling



requests	Interval _o = 0		Interval _{1,2} = 50, 100
→ ≤ 2	@ 0	parallelism = 3	
3	@ 0	parallelism = 1	@ 50, parallelism = 3
4 - 6	@ 50	parallelism = 1	@ 100, parallelism = 3
≥ 7	@ exit	parallelism = 1	@ 100, parallelism = 3

Software & hardware

- Lucene open source enterprise search Wikipedia English 10 GB index of 33 million pages 10k queries from Lucene nightly tests
- Bing web search with one Index Serving Node (ISN) 160 GB web index in SSD, 17 GB cache 30k Bing user queries
- Hardware 2x8 64 bit 2.3 GHz Xeon, 64 GB Windows 15 request servers, 1 core issues requests Target parallelism = 24 threads

Policies

Sequential

N way single degree of parallelism for each request

Adaptive Select parallelism degree when request starts using system load [EUROSYS'13]

Request Clairvoyant parallelizes long requests by perfect prediction of tail

FM Few to Many incrementally add parallelism


Fixed interval

Add thread every X ms



Long intervals good at high load


Short intervals good at low load



Load variation

Alternate between high & low load

FM adapts to bursts with low variance



Fewer servers: Total Cost of ownership

