Y86 programmer-visible state

- Y86 is an assembly language instruction set simpler than but similar to IA32; but not as compact (as we will see)
- The Y86 has:
  - 8 32-bit registers with the same names as the IA32 32-bit registers
  - 3 condition codes: ZF, SF, OF
    - no carry flag - interpret integers as signed
  - a program counter (PC)
    - Holds the address of the instruction currently being executed
  - a program status byte: AOK, HLT, ADR, INS
    - State of program execution
  - memory: up to 4 GB to hold program and data ($4096 = 2^{12}$)

### RF: Program registers

<table>
<thead>
<tr>
<th>%eax</th>
<th>%esi</th>
</tr>
</thead>
<tbody>
<tr>
<td>%ecx</td>
<td>%edi</td>
</tr>
<tr>
<td>%edx</td>
<td>%esp</td>
</tr>
<tr>
<td>%ebx</td>
<td>%ebp</td>
</tr>
</tbody>
</table>

### CC: Condition codes

- ZF
- SF
- OF

### Stat: Program Status

- PC

### DMEM: Memory
Looking ahead and comparing

Y86 is:
- Little endian
- Load/store
  - Can only access memory on read/write
  - On move statements in Y86
- Combination of CISC and RISC
- Word = 4 bytes

IA32 is:
- Little endian
- NOT load/store
- CISC
- Byte (1 byte), word (2 bytes), long (4 bytes)
Y86 Instructions

- Each accesses and modifies some part(s) of the program state
- Largely a subset of the IA32 instruction set
  - Includes only 4-byte integer operations \(\rightarrow\) “word”
  - Has fewer addressing modes
  - Smaller set of operations
- Format
  - 1–6 bytes of information read from memory
    - Can determine the type of instruction from first byte
    - Can determine instruction length from first byte
    - Not as many instruction types
    - Simpler encoding than with IA32
- Registers
  - \(r_A\) or \(r_B\) represent one of the registers (0-7)
  - 0xF denotes no register (when needed)
  - No partial register options (must be a byte)
Move operation

Different opcodes for 4 types of moves

- register to register (opcode = 2)
  - Notice conditional move has opcode 2 as well
- immediate to register (opcode = 3)
- register to memory (opcode = 4)
- memory to register (opcode = 5)

The only memory addressing mode is base register + displacement

Memory operations always move 4 bytes (no byte or word memory operations i.e. no 8/16-bit move)

Source or destination of memory move must be a register.

<table>
<thead>
<tr>
<th>IA32</th>
<th>Y86</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>movl $0xabcd, %edx</td>
<td>irmovl $0xabcd, %edx</td>
<td>30 82 cd ab 00 00</td>
</tr>
<tr>
<td>movl %esp, %ebx</td>
<td>rrmovl %esp, %ebx</td>
<td>20 43</td>
</tr>
<tr>
<td>movl -12(%ebp),%ecx</td>
<td>mrmovl -12(%ebp),%ecx</td>
<td>50 15 f4 ff ff ff</td>
</tr>
<tr>
<td>movl %esi,0x41c(%esp)</td>
<td>rrmovl %esi,0x41c(%esp)</td>
<td>40 64 1c 04 00 00</td>
</tr>
</tbody>
</table>

CORRECTION = F
Move operation (cont)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Effect</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>irmovl V,R</td>
<td>Reg[R] $\leftarrow$ V</td>
<td>Immediate-to-register move</td>
</tr>
<tr>
<td>rrmovl rA,rB</td>
<td>Reg[rB] $\leftarrow$ Reg[rA]</td>
<td>Register-to-register move</td>
</tr>
<tr>
<td>rmmovl rA,D(rB)</td>
<td>Mem[Reg[rB]+D] $\leftarrow$ Reg[rA]</td>
<td>Register-to-memory move</td>
</tr>
<tr>
<td>mrmmovl D(rA),rB</td>
<td>Reg[rB] $\leftarrow$ Mem[Reg[rA]+D]</td>
<td>Memory-to-register move</td>
</tr>
</tbody>
</table>

- **irmovl** is used to place known numeric values (labels or numeric literals) into registers
- **rrmovl** copies a value between registers
- **rmrmmovl** stores a word in memory
- **mrmovl** loads a word from memory
- **rmrmmovl** and **mrmovl** are the only instructions that access memory - Y86 is a load/store architecture
## Supported OPs and Jump

### OP1 (opcode = 6)
- Only take registers as operands
- Only work on 32 bits
- Note: no “or” and “not” ops
- Only instructions to set CC

### Jump instructions (opcode = 7)
- fn = 0 for unconditional jump
- fn =1-6 for <=  <  =  !=  >=  >
- Refer to generically as “j XX”
- Encodings differ only by “function code”
- Based on values of condition codes
- Same as IA32 counterparts
- Encode full destination address
  - Unlike PC-relative addressing seen in IA32

<table>
<thead>
<tr>
<th>fn</th>
<th>operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>addl</td>
</tr>
<tr>
<td>1</td>
<td>subl</td>
</tr>
<tr>
<td>2</td>
<td>andl</td>
</tr>
<tr>
<td>3</td>
<td>xorl</td>
</tr>
</tbody>
</table>
### Conditional move

<table>
<thead>
<tr>
<th>Move</th>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Move Unconditionally</td>
<td>RRmovl rA, rB</td>
<td>20 rA rB</td>
</tr>
<tr>
<td>Move When Less or Equal</td>
<td>cmovle rA, rB</td>
<td>21 rA rB</td>
</tr>
<tr>
<td>Move When Less</td>
<td>cmovl rA, rB</td>
<td>22 rA rB</td>
</tr>
<tr>
<td>Move When Equal</td>
<td>cmovne rA, rB</td>
<td>23 rA rB</td>
</tr>
<tr>
<td>Move When Not Equal</td>
<td>cmovneg rA, rB</td>
<td>24 rA rB</td>
</tr>
<tr>
<td>Move When Greater or Equal</td>
<td>cmovge rA, rB</td>
<td>25 rA rB</td>
</tr>
<tr>
<td>Move When Greater</td>
<td>cmovg rA, rB</td>
<td>26 rA rB</td>
</tr>
</tbody>
</table>

- Refer to generically as “cmovXX”
- Encodings differ only by “function code”
- Based on values of condition codes
- Variants of rrmovl instruction
  - (conditionally) copy value from source to destination register
Stack Operations

**pushl rA**

- Decrement $\&esp$ by 4
- Store word from rA to memory at $\&esp$
- Like IA32

**popl rA**

- Read word from memory at $\&esp$
- Save in rA
- Increment $\&esp$ by 4
- Like IA32

Stack for Y86 works just the same as with IA32
Subroutine call and return

**call Dest**

- Push address of next instruction onto stack
- Start executing instructions at Dest
- Like IA32

Note: call uses absolute addressing

**ret**

- Pop value from stack
- Use as address for next instruction
- Like IA32
Miscellaneous instructions

- **nop**
  - 1 0
  - Don’t do anything

- **halt**
  - 0 0
  - Stop executing instructions
  - IA32 has comparable instruction, but can’t execute it in user mode
  - We will use it to stop the simulator
  - Encoding ensures that program hitting memory initialized to zero will halt
Status conditions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>AOK</td>
<td>1</td>
</tr>
<tr>
<td>HLT</td>
<td>2</td>
</tr>
<tr>
<td>ADR</td>
<td>3</td>
</tr>
<tr>
<td>INS</td>
<td>4</td>
</tr>
</tbody>
</table>

- Normal operation
- Halt instruction encountered
- Bad address (either instruction or data) encountered
- Invalid instruction encountered

Desired Behavior

- If AOK, keep going
- Otherwise, stop program execution
Instruction encoding practice

Determine the byte encoding of the following Y86 instruction sequence given “.pos 0x100” specifies the starting address of the object code to be 0x100 (practice problem 4.1)

```
.pos 0x100 # start code at address 0x100
  irmovl $15, %ebx    # load 15 into %ebx
  rrmovl %ebx, %ecx  # copy 15 to %ecx
loop:
  rmmovl %ecx, -3(%ebx)  # save %ecx at addr 15-3=12
  addl %ebx, %ecx      # increment %ecx by 15
  jmp loop            # goto loop
```

Instruction encoding practice (cont)

0x100: 30f3fcff00000000 406300080000 00
  0x100: 30f3fcff00000000       irmovl $-4, %ebx
  0x106: 4063000800000000       rmmovl %esi, 0x800(%ebx)
  0x10c: 00                    halt

Now you try:
  0x200: a06f 800802000000030f30a0000090
  0x400: 6113730004000000
Summary

Important property of any instruction set

THE BYTE ENCODINGS MUST HAVE A UNIQUE INTERPRETATION

which

ENSURES THAT A PROCESSOR CAN EXECUTE AN OBJECT-CODE PROGRAM WITHOUT ANY AMBIGUITY ABOUT THE MEANING OF THE CODE