

# A Hierarchical Approach to Self-Timed Circuit Verification

**Cuong Chau**<sup>1</sup>, Warren A. Hunt Jr.<sup>1</sup>, Matt Kaufmann<sup>1</sup>,  
Marly Roncken<sup>2</sup>, and Ivan Sutherland<sup>2</sup>

*{ckcuong,hunt,kaufmann}@cs.utexas.edu,*  
*mroncken@pdx.edu, ivans@cecs.pdx.edu*

<sup>1</sup> The University of Texas at Austin

<sup>2</sup> Portland State University

May 14, 2019

# Motivation and Goals

## Motivation:

- Many efforts in verifying self-timed circuit implementations concern **circuit-level timing properties** or **communication properties**.
- Most verification methods for self-timed circuits have concentrated on **small-size** circuits.
- **Scalable methods** for self-timed system verification are highly desirable.

# Motivation and Goals

## Motivation:

- Many efforts in verifying self-timed circuit implementations concern **circuit-level timing properties** or **communication properties**.
- Most verification methods for self-timed circuits have concentrated on **small-size** circuits.
- **Scalable methods** for self-timed system verification are highly desirable.

## Goals:

- Develop **scalable methods** for reasoning about the **functional correctness** of self-timed circuits and systems, while **abstracting away circuit-level timing constraints**.
- Implement those methods using the **ACL2** theorem proving system, providing a useful **automated framework** with **associated libraries** to support the mechanical analysis of general-purpose, self-timed circuit designs.

# Approach

Extend the DE-based, synchronous-style verification system<sup>1</sup> to one that is capable of analyzing self-timed system models.

---

<sup>1</sup>W. A. Hunt Jr. “The DE Language”. In: *Computer-Aided Reasoning: ACL2 Case Studies*. Springer US, 2000. Chap. 10, pp. 151–166.

<sup>2</sup>M. Roncken et al. “Naturalized Communication and Testing”. In: *ASYNC-2015*, pp. 77–84.

# Approach

Extend the [DE](#)-based, synchronous-style verification system<sup>1</sup> to one that is capable of analyzing self-timed system models.

Apply the [link-joint model](#)<sup>2</sup> to modeling self-timed circuit designs.

---

<sup>1</sup>W. A. Hunt Jr. “The DE Language”. In: *Computer-Aided Reasoning: ACL2 Case Studies*. Springer US, 2000. Chap. 10, pp. 151–166.

<sup>2</sup>M. Roncken et al. “Naturalized Communication and Testing”. In: *ASYNC-2015*, pp. 77–84.

# Approach

Extend the **DE**-based, synchronous-style verification system<sup>1</sup> to one that is capable of analyzing self-timed system models.

Apply the **link-joint model**<sup>2</sup> to modeling self-timed circuit designs.

Develop a **hierarchical (compositional) reasoning** approach that is amenable to verifying correctness of **large, non-deterministic** systems without a large growth of the time complexity.

---

<sup>1</sup>W. A. Hunt Jr. “The DE Language”. In: *Computer-Aided Reasoning: ACL2 Case Studies*. Springer US, 2000. Chap. 10, pp. 151–166.

<sup>2</sup>M. Roncken et al. “Naturalized Communication and Testing”. In: *ASYNC-2015*, pp. 77–84.

# Approach

Extend the **DE**-based, synchronous-style verification system<sup>1</sup> to one that is capable of analyzing self-timed system models.

Apply the **link-joint model**<sup>2</sup> to modeling self-timed circuit designs.

Develop a **hierarchical (compositional) reasoning** approach that is amenable to verifying correctness of **large, non-deterministic** systems without a large growth of the time complexity.

- Avoid exploring the operations **internal to a verified submodule** as well as their interleavings.
- The **input-output relationship** of a verified submodule is determined based on the communication signals at the submodule's input and output ports, while **abstracting away all execution paths internal to that submodule**.

---

<sup>1</sup>W. A. Hunt Jr. "The DE Language". In: *Computer-Aided Reasoning: ACL2 Case Studies*. Springer US, 2000. Chap. 10, pp. 151–166.

<sup>2</sup>M. Roncken et al. "Naturalized Communication and Testing". In: *ASYNC-2015*, pp. 77–84.

# Contributions

Extend our previous framework<sup>3</sup> to model and verify **circuit generators** with **parameterized data sizes**.

Demonstrate that our verification framework is applicable to circuits with **loops** as well.

Formalize an **(non-deterministically) arbitrated merge joint** that provides **mutually exclusive access** to its output link from its two input links.

Develop strategies for verifying the functional correctness of self-timed circuits performing arbitrated merges.

---

<sup>3</sup>C. Chau et al. “Data-Loop-Free Self-Timed Circuit Verification”. In: *ASYNC-2018*, pp. 51–58.



- 1 DE System
- 2 Modeling and Verification Approach
- 3 Case Studies
- 4 Future Work and Conclusions

- 1 DE System
- 2 Modeling and Verification Approach
- 3 Case Studies
- 4 Future Work and Conclusions

DE is a formal occurrence-oriented [hardware description language](#) developed in ACL2 for describing **finite-state machines**.

DE is a formal occurrence-oriented [hardware description language](#) developed in ACL2 for describing **finite-state machines**.

The [semantics](#) of the DE language is given by a [simulator](#) that computes the **outputs** and **next state** for a module from the module's **current inputs** and **current state**.

DE is a formal occurrence-oriented **hardware description language** developed in ACL2 for describing **finite-state machines**.

The **semantics** of the DE language is given by a **simulator** that computes the **outputs** and **next state** for a module from the module's **current inputs** and **current state**.

In our self-timed modeling approach, we invoke the DE simulator whenever any primary input changes.

Allow the design to proceed at a rate moderated by **oracle** values — extra input values modeling **non-determinacy** — that can cause any part of the logic to **delay an arbitrary amount**.

DE is a formal occurrence-oriented [hardware description language](#) developed in ACL2 for describing **finite-state machines**.

The [semantics](#) of the DE language is given by a [simulator](#) that computes the **outputs** and **next state** for a module from the module's **current inputs** and **current state**.

In our self-timed modeling approach, we invoke the DE simulator whenever any primary input changes.


Allow the design to proceed at a rate moderated by [oracle](#) values — extra input values modeling **non-determinacy** — that can cause any part of the logic to **delay an arbitrary amount**.

We extended the [DE primitive database](#) with a new primitive that models the **validity of data** stored in a communication link.

- 1 DE System
- 2 Modeling and Verification Approach**
- 3 Case Studies
- 4 Future Work and Conclusions

# Link-Joint Model

We model self-timed systems as **finite-state machines** representing networks of **communication links** and **computation joints**.




**Links** communicate with each other locally via **joints** using the **link-joint model**.



# Link-Joint Model

We model self-timed systems as **finite-state machines** representing networks of **communication links** and **computation joints**.




**Links** communicate with each other locally via **joints** using the **link-joint model**.

- **Links** are communication channels in which **data** are stored along with a **full/empty signal**.
- **Joints** implement **data operations** and **flow control**.
- A link connects exactly to one input and one output joint.

# Link-Joint Model

We model self-timed systems as **finite-state machines** representing networks of **communication links** and **computation joints**.




**Links** communicate with each other locally via **joints** using the **link-joint model**.

- **Links** are communication channels in which **data** are stored along with a **full/empty signal**.
- **Joints** implement **data operations** and **flow control**.
- A link connects exactly to one input and one output joint.

Necessary conditions for a **joint-action** to fire: all input and output links of that action are **full** and **empty**, respectively.



# Details of the Link-Joint Model ( $GO = 0$ )




The green boxes represent instances of our new **DE** link-control primitive.

When a joint acts, three tasks will be executed in parallel:

- transfer data computed from the input links to the output links;
- **fill** (possibly a subset of) the output links, leaving them **full**;
- **drain** (possibly a subset of) the input links, leaving them **empty**.

# Details of the Link-Joint Model ( $GO = 0$ )




The green boxes represent instances of our new **DE** link-control primitive.

When a joint acts, three tasks will be executed in parallel:

- transfer data computed from the input links to the output links;
- **fill** (possibly a subset of) the output links, leaving them **full**;
- **drain** (possibly a subset of) the input links, leaving them **empty**.

# Details of the Link-Joint Model ( $GO = 1$ )




The green boxes represent instances of our new **DE link-control primitive**.

When a joint acts, three tasks will be executed in parallel:

- transfer data computed from the input links to the output links;
- **fill** (possibly a subset of) the output links, leaving them **full**;
- **drain** (possibly a subset of) the input links, leaving them **empty**.

# Details of the Link-Joint Model ( $GO = 1$ )




The green boxes represent instances of our new **DE** link-control primitive.

When a joint acts, three tasks will be executed in parallel:

- transfer data computed from the input links to the output links;
- **fill** (possibly a subset of) the output links, leaving them **full**;
- **drain** (possibly a subset of) the input links, leaving them **empty**.

# Details of the Link-Joint Model ( $GO = 1$ )




The green boxes represent instances of our new **DE** link-control primitive.

When a joint acts, three tasks will be executed in parallel:


- transfer data computed from the input links to the output links;
- **fill** (possibly a subset of) the output links, leaving them **full**;
- **drain** (possibly a subset of) the input links, leaving them **empty**.



# Self-Timed Modules




Complex joint: a queue of length two,  $Q2$



Complex link

# Verification Flow



# Verification Flow

Functional spec

Extraction level

Four-valued level

Gate-level netlist

# Verification Flow

Functional spec


Extraction level

Four-valued level


Value and state lemmas,  
Multi-step state lemma

Gate-level netlist


# Verification Flow




# Verification Flow



# Verification Steps




# Verification Steps





- 1 DE System
- 2 Modeling and Verification Approach
- 3 Case Studies**
- 4 Future Work and Conclusions

# A Greatest-Common-Divisor (GCD) Circuit Model



$gcd\text{-alg}(a, b) :=$


```
if (a = 0) then b
else if (b = 0) then a
else if (a = b) then a
else if (a < b) then gcd-alg(b - a, a)
else gcd-alg(a - b, b)
```

# Arbitrated Merge

**Arbitrated merge**, or **arbiter**, is a well-known self-timed circuit model that provides **mutually exclusive access** to a shared resource.

Produce **non-deterministic output sequences** due to arbitrary arrival times of requests.

We formalize an arbitrated merge joint that provides mutually exclusive access to its output link from its two input links on a **first-come-first-served** basis<sup>4</sup>.




---


<sup>4</sup>M. Roncken et al. "How to Think about Self-Timed Systems". In: *Asilomar-2017*, pp. 1597–1604.

# Circuits Performing Arbitrated Merges


interl



igcd



comp-interl



# Performance

<b>Circuit</b>	<b>Proof time</b>	<b># <i>go</i> signals</b>	<b># <i>go</i> signals affecting reasoning</b>
gcd	8s	3	3
Q5'	8s	4	4
Q10'	3s	9	1
Q20'	3s	19	1
Q40'	3s	39	1
interl	5s	81	3
igcd	12s	84	5
comp-interl	23s	243	9

- 1 DE System
- 2 Modeling and Verification Approach
- 3 Case Studies
- 4 Future Work and Conclusions

# Future Work

Implement a syntactic checker that detects **link-joint topology violations** in self-timed circuit designs.

Enhance the effectiveness of our framework by **increasing automation** through the further introduction of macros.

Automate the proofs of value and state lemmas.

Apply our methodology to modeling **self-timed microprocessors** and verifying their functional properties.

E.g., model and verify a self-timed version of the **FM9001** microprocessor.

Develop methods for analyzing mixed self-timed, synchronous circuits and systems.

# Conclusions

We have developed a **hierarchical, mechanized methodology** that is capable of verifying the **functional correctness** of self-timed circuit designs at scale.

We model self-timed systems as networks of links communicating with each other locally via joints, using the **link-joint model**.

We model the **non-determinism of event-ordering** in self-timed circuits by associating each joint action with an external **go** signal that, when disabled, prevents that action from **firing**.

Successfully applied our modeling and verification approach to a sequence of increasingly complex self-timed circuit models.


- Data-loop-free circuits
- Iterative circuits
- Circuits involving non-deterministically arbitrated merges



Questions?

# Arbitrated Merge Verification

The multi-step input-output relationship is established using the **membership relation** ( $\in$ ) and the **interleaving operation** ( $\otimes$ ).



$interl\$extract_0$  and  $interl\$extract_1$  extract valid data from two complex links  $Q'_{40a}$  and  $Q'_{40b}$ , respectively.

let  $st_f := interl\$run(inputs-seq, st, n)$ ,

$\forall x \in (interl\$extract_0(st_f) \otimes interl\$extract_1(st_f))$ .

$$(x ++ out-seq) \in \left( (in_0-seq ++ interl\$extract_0(st)) \otimes (in_1-seq ++ interl\$extract_1(st)) \right)$$