Formal for Everyone Challenges in Achievable Multicore Design and Verification

FMCAD 25 Oct 2012 **Daryl Stewart**

The Architecture for the

the Digital Wol



ARM is an IP company

- ARM licenses technology to a network of more than 1000 partner companies within the ARM[®] Connected Community[®], spanning the semiconductor supply chain
- ARM provides developers with intellectual property (IP) solutions in the form of
 - CPUs/GPUs
 - Physical IP
 - Cache and SoC designs
 - Application-specific standard products (ASSPs)
 - Related software and development tools



Our Partners Supply the Silicon

- ARM silicon partners supply chips into 90% of smart phones, 80% of digital cameras, and 28% of all electronic devices – over 20 billion chips to date.
- ARM technology is used in a wide variety of applications ranging from mobile handsets and digital set top boxes to car braking systems and network routers.

System Level I	ntegration:	Fabric	
Observe (Core Debug and Tra		Store Cache, Memory Controller	Move Network Interconnec
		D	
System Protot	yping: Syste	em Development	
System Protot Fast Mode		lardware Platforms	Debug and Trace
-	s F	lardware Platforms	Debug and Trace



ARM11™ MPCore™ processor

- 800MHz to 1 GHz+ in 65G at under 2 mm²
- 1 to 4 cores in an SMP cluster
- 32-bit SIMD for media processing
- Physically tagged caches
- Tightly coupled memories
- ARM TrustZone[™] security



ARM Cortex™-A Series processors

- Applications processors for mobile computing
- Single to Quad core clusters
 - Fully coherent L1 cache via Snoop Control Unit
 - Accelerator Coherence Port shares cache with peripherals
- Multi cluster coherency with AMBA Coherency Extension
- Heterogeneous system with Cortex-A15/Cortex-A7 processor clusters:
 "ARM big.LITTLE™ processing"
 - AMBA[®]4 ACE[™] interconnect
 - Shared interrupt controller



FORMAL IN ARM



Avoidance, Hunting, Absence, Analysis

Technique	Advantages	Avoiding Drawbacks
 Bug Avoidance Improve quality before property checks are run 	 Improve quality during design Biggest ROI 	Usually at block level – E.g. visualisation by designer May not involve tooling – E.g. formal modeling, proofs
 Bug Hunting Looking for bugs Do not worry if proofs do not complete Aim for "No failures" 	 Ease of set-up Corner cases Low cost, starts early in design process 	 False failures Run at higher structural level Only leads to wasted debug Non-exhaustive checks full proofs are welcome, but not required Non-uniform run times checks are run just for the time available.
 Bug Absence Aim to get a "complete" set of properties Aim to prove properties under certain constraints 	 Only way to get 100% assurance Cover corner cases 	 Non-uniform run times Use different proof engines with the tool Use "invariants" (helper properties) (this adds non-uniform/non-predictable engineering time) Use safe abstractions Prove under certain condition (Add extra constraints)
 Bug Analysis For bugs in FPGA prototypes or in Silicon write symptom of bug as a property, generate waveform 	 Ease of setup if constraints exist Can investigate silicon bugs Can confirm fix 	Interactive generation of constraints to generate legitimate failure scenario



Formal in the Design Flow

Formal used at

- Low-level by designers: design bring-up & embedded properties
- Medium-level by validation engineers: end-to-end properties
- High-level by architects: architectural formal specification and validation



RTL Bugs Found by Method



ARM1	3μ	24K T	6 My	2K Hours
Cortex-M0+	20nm	32K T	11 My	1,439K Hours



Bottom Up Formal



Software Tools

- Each level relies on levels around it AND the Architectural behaviour
- In return the Architecture expects certain behaviour

Architectural behaviour

- E.g. Deadlock freedom, power modes, coherency
- Combine techniques to give chain of verification from RTL to Apps



RTL verification



- Microarchitectural specification for designers is in natural language
- RTL level assertions as standard
 - Written by designers
- Difficult to write end to end properties in terms of RTL state
 - Architectural state is smeared across time and space, or implicit
- Use of abstract models written in SystemVerilog with refinement to RTL level
 - Describing lifecycle of transactions rather than block functionality



Formal for Designers



Proof Progress and Scaling

- Historically: hard to track progress of formal proof coverage
 - ARM developed progress metrics for proofs and methodology and deployed during a Bug Analysis project
 - Technique for partial proof allowing identification of bug free code
 - Enables focussed review and simulation for weakest blocks
- Historically: architectural properties involve too much RTL detail for tools to handle
 - Developed micro architectural model of SCU
 - SCU Transaction Ordering proven on this specification model
 - RTL shown to meet specification, hence RTL preserves transaction ordering

These demonstrate proof is now measurable and scalable



Partial Proof





Micro Architectural Models

Formal Model

- An abstraction expressed as transactors, FSMs, assumptions...
- Provides vocabulary of abstract events
- Desired Model Properties
 - Properties which should arise from a correct implementation
 - Safety or liveness assertions
- High Level Behaviour
 - What implementation is sufficient?
 - assume to prove formal model exhibits desired properties
 - assert on RTL to deduce that it satisfies specification

Covers

- sanity check the formal specification
- RTL bring up

Micro Architectural Models



The Architecture for the Digital World[®]

Architecture



- The architecture defines several envelopes of reliable behaviour:
 - ISA programmer's view of instruction
 - Weak Memory implementation freedom, unintuitive behaviour
 - Coherent interconnect AMBA4 ACE transactions
 - Power modes domains, required functionality
 - Security Trustzone
 - Debug and trace behaviour
- How to verify individually and interdependently?
- How to specify non-determinism?

Architecture Validation

- SystemVerilog model of AMBA4 ACE
- Deadlock discovered in draft specification using JasperGold
 - 4 master system, unlikely to find by hand
- Murphi model of AMBA4 ACE master with bridge to alternative interface for
 - Protocol deadlock
 - System coherency
- PReach Murphi
 - 25 threads, 1Tb
 - Smallest case completed
 - Several bugs found during development

Master nodes	IDs	Result
2	1	3 hours
2	2	-
3	1	-
3	2	-
4	1	-
4	2	-

Systems and Software



System level testing

- Requires accurate models of expected behaviour
- Relate testing to coverage of specification
- What useful IP can we supply to our partners for software development?

Sequentially Consistent execution



Program order candidate relations PodWR = Program order different address Write then Read <u>Coherency ordering (Communication) relations</u> Rfe = Target Reads its value from a source on an external processor

Fre = Source reads From a write that precedes target (on an external processor) in coherence order

Relaxing candidate relations



Program order candidate relations PodWR = Program order different address Write then Read <u>Coherency ordering (Communication) relations</u> Rfe = Target Reads its value from a source on an external processor

Fre = Source reads From a write that precedes target (on an external processor) in coherence order

The ARM ARM



The Architecture for the Digital World® ARM[®]

ARMv7 specification

Encoding A1 ARMv4*, ARMv5T*, ARMv6*, ARMv7

ADC{S}<c> <Rd>, <Rn>, <Rm>{, <shift>}

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

cond	0 0 0	0 1 0 1	S	Rn	Rd	imm5	type	0	Rm
------	-------	---------	---	----	----	------	------	---	----

if Rd -- '1111' && S -- '1' then SEE SUBS PC, LR and related instructions; d - UInt(Rd); n - UInt(Rn); m - UInt(Rm); setflags - (S -- '1'); (shift_t, shift_n) - DecodeImmShift(type, imm5);

Assembler syntax

ADC{S}<c><q> {<Rd>, } <Rn>, <Rm> {,<shift>}

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(R[n], shifted, APSR.C);
    if d == 15 then // Can only occur for ARM encoding
        ALUWritePC(result); // setflags is always FALSE here
    else
        R[d] = result;
        if setflags then
            APSR.N = result<31>;
            APSR.Z = IsZeroBit(result);
        APSR.V = overflow;
    }
}
```



ARMv7 support functions



What ARM uses ISA spec for



Summary

- Systems design today is on the same level of development as mechanics in the middle ages - based on experiences with no formal theory of design." J. Sifakis FMCAD 2010
- We have made good progress on pieces of the puzzle, designers are turning to formal to relieve the pain
- A combination of tools and techniques
 - Use those best suited to each problem domain
 - Must be able to relate to each other, and simulation
 - The system design does not end with us enable partners

THE END

