

Automated Deadlock Verification in Register Transfer Level Designs of Communication Fabrics


Sebastiaan J.C. Joosten
Julien Schmaltz

Open Universiteit


www.ou.nl




Automated Deadlock Verification in Register Transfer Level Designs of Communication Fabrics



RTL design



Our approach




(candidate)
deadlock
configurations

Our approach

- Sound for deadlock freedom / Complete for finding deadlocks
- Fast because:
 - abstract from queues (using Verilog module structure)
 - use off-the shelf SAT solvers
 - find static deadlock configurations (just one state!)

Encoding deadlocks = Encoding persistency


- A dead queue is one that never releases its packet



$$\diamond \square (\neg \text{dequeue} \wedge \text{not_empty})$$

Encoding persistency



- Persistency can be propagated over the network



$$\diamond \square a \wedge \diamond \square b \rightarrow \diamond \square c$$


Encoding persistency

- Persistency can be propagated over the network




Encoding persistency

- Persistency can be propagated over the network




◇ □ enqueue → ◇ □ not_empty

Automated Deadlock Verification in Register Transfer Level Designs of Communication Fabrics




- Find essential properties of the design
- Find restrictions for compositional verification

Automated Deadlock Verification in Register Transfer Level Designs of Communication Fabrics



RTL design



Our approach



automatic proof of
deadlock freedom

Check out my poster




Deadlock Verification
in Register Transfer Level Designs
of Communication Fabrics

This research is funded by NWO, Project 612.001.108 Effective Layered Verification of Networks-on-Chips

Sebastiaan J.C. Joosten
sjj@ou.nl

Julien Schmaltz
Julien.Schmaltz@ou.nl



Sebastiaan J.C. Joosten