


Endpoints and concatenation

- Allows the user to include, exclude, or not worry about endpoints
 - #0 requires that it join a right-closed with a left-closed interval
 - #1 joins a right-closed (resp., -open) interval with a left-open (resp., -closed) interval
 - Digital sequences and smear-free realtime sequences match over empty and right-closed intervals
 - Smear introduces the possibility of matching right-open intervals
- $@(\kappa)(b) \#1 R$



- $@(\kappa)(b) \#0 R$



Settling time of a DAC

- The 8-bit DAC input, *in*, is latched on the rising edge of its clock, *clk*. Settling time measurement begins when *in* equals 8'h00 on the input for five cycles, followed by a change to 8'hff in the next clock cycle. The input is then required to remain 8'hff throughout the remainder of the measurement. The DAC output, *out*, should then settle to $5\text{ V} \pm 250\text{ mV}$ after 50 ns of latching the 8'hff input. We understand *settled* to mean that the output remains within the specified voltage range for 25 ns after the initial 50 ns period has passed.

```
@(posedge clk) (in == 8'h00) [*5] ##1
@(posedge clk) (in == 8'hff) #0
( (in == 8'hff) [*0.0:$] intersect
  1 #[50.0n] (out < 5.25 && out > 4.75) [*25.0n] )
```

Glitch detection (digital)


- Property: match positive glitches of 25 ns or less on a signal a

```
@(posedge a) (1) ##1
```


```
@(posedge s) (a) [*0 : 25] ##1
```

```
@(posedge s) (!a)
```

- s is a 1 ns sampling clock (it produces a posedge every 1 ns)
- Glitches < 1 ns may be missed



- Glitches > 25 ns and < 27 ns may be matched



Glitch detection (realtime)


```
@(posedge a) (1) #0 (!a[~>1] intersect  
1 [*0.0:25.0n])
```

- No sampling clock needed
- Time capture is accurate because it is not forced to ns boundaries
- Simulator not the user manages timing granularity

Automata recognizers

- A timed automaton \mathcal{A} recognizes R in the sense that for all W and I , $W, I \models_r R$ iff \mathcal{A} has an accepting run whose trace is satisfied by W over the interval I
 - Each initial or final state is classified as *inclusive* or *exclusive* relating to the endpoint
 - The full trace of a run is restricted by inclusivity or exclusivity of the endpoints

Automata convenience features



- 0-time state: no time elapses while in the state (i.e., $\eta = 0$)
- +-time state: time elapses while in the state
 - Annotated with + in lower half of the state
- Ingresses and egresses
 - 0-time states
 - Label is 1
 - Closed circle indicates inclusive
 - Open circle indicates exclusive

