Synchronization: Implementing Monitors + Barriers

Chris Rossbach & Calvin Lin

CS380P

Today



- Material for the day
 - Monitor implementation
 - Barrier implementation
- Acknowledgements
 - Thanks to Gadi Taubenfield: we borrowed from some of his slides on barriers

What is a monitor?


□ Same as a condition variable?

What is a monitor?

- Monitor: one big lock for set of operations/ methods
- Language-level implementation of mutex
- Entry procedure: called from outside
- Internal procedure: called within monitor
- Wait within monitor releases lock

Many variants...

cs380p: Monitors and Barri



Monitor != condition variable

- Encapsulates shared data behind API
- Compiler support usually involved
- May be built on conditions

Pthreads and conditions

Why a mutex_t parameter for pthread_cond_wait?

5

• Why not in p_cond_init?

• Type pthread_cond_t

C#: Monitor class Enter()/Exit()/ cs380p: Monitors and BarPerulse()/PulseAll()

Does this code work?

```
public class SynchronizedQueue<T> {
2
3
         public void enqueue(T item) {
   É
 4
              lock.lock();
5
              try {
 6
                   if(head == tail - 1)
7
                       notFull.wait();
8
9
10
11
12
13
14
15
16
17
18
20
21
22
23
24
25
26
27
28
                  Q[head] = item;
                  if(++head == MAX Q)
                       head = 0;
                   notEmpty.signal();
              } finally {
                  lock.unlock();
              }
         }
         public T dequeue() {
              T retval = null;
              lock.lock();
              try {
                   if(head == tail)
                       notEmpty.wait();
                  retval = Q[tail];
                   if(++tail == MAX Q)
                       tail = 0;
                  notFull.signal();
              } finally {
                  lock.unlock();
29
30
              }
```

```
private Lock lock = new ReentrantLock();
private Condition notEmpty = lock.newCondition();
private Condition notFull = lock.newCondition();
private int head = 0;
private int tail = 0;
private int size = MAX_Q;
private T[] Q = new T[size];
```

- Uses "if" to check invariants.
- Why doesn't if work?
- How could we MAKE it work?

Hoare-style Monitors (aka blocking condition variables)

signal C :


if (**C**.q.any())

t.run


t = C.q.pop front()

s.push back(thread)

Given entrance queue 'e', signal queue 's', condition var 'c'



 $t \rightarrow$ "the signaled thread"



- Switch out (go on s queue)
- Exit (Hansen monitors) •
- Continue executing?

Mesa-style monitors

(aka non-blocking condition variables)

enter:	schedule:
if locked:	if e.any()
e.push_back(thread)	t 🗲 e.pop_front
block	t. run
else	else
lock	unlock

notify C:

wait C:

```
C.q.push_back(thread)
schedule
block
```

- Leave still calls schedule
- No signal queue
- Extendable with more queues for priority
- What are the differences/pros/cons?

Example: anyone see a bug?

StorageAllocator: MONITOR = BEGIN availableStorage: INTEGER: moreAvailable: CONDITION:

```
Allocate: ENTRY PROCEDURE [size: INTEGER

RETURNS [p: POINTER] = BEGIN

UNTIL availableStorage \geq size

DO WAIT moreAvailable ENDLOOP;

p \leftarrow <remove chunk of size words & update availableStorage>

END;
```

Solutions?

- Timeouts
- notifyAll
- Can Hoare monitors support notifyAll?

Free: ENTRY PROCEDURE [*p*: POINTER, *Size*: INTEGER] = BEGIN <put back chunk of size words & update *availableStorage*>; NOTIFY moreAvailable END;

 $\begin{aligned} & Expand: \text{PUBLIC PROCEDURE } [pOld: \text{ POINTER, } size: \text{ INTEGER}] \text{ RETURNS } [pNew: \text{POINTER}] = \text{BEGIN} \\ & pNew \leftarrow Allocate[size]; \\ & < \text{copy contents from old block to new block} >; \\ & Free[pOld] \text{ END}; \end{aligned}$


Barriers




Prefix Sum

begin	۵	b	С	d	е	f	
				L			
							 time
				•			
end	a	a+b	a+b+c	a+b+c+d	a+b+c +d+e	a+b+c +d+e+f	

Prefix Sum






Pthreads Parallel Prefix Sum

```
int g_values[N] = { a, b, c, d, e, f };
```

```
void prefix sum thread(void * param) {
```

```
int i;
int id = *((int*)param);
int stride = 0;
```

```
for(stride=1; stride<=N/2; stride<<1) {
   g_values[id+stride] += g_values[id];
}</pre>
```




+d+e

+d+e+f

Will this work?


Pthreads Parallel Prefix Sum

```
pthread mutex t g locks[N] = { MUTEX INITIALIZER, ...};
int g values[N] = { a, b, c, d, e, f };
void prefix sum thread(void * param) {
  int i;
  int id = *((int*)param);
  int stride = 0;
  for(stride=1; stride<=N/2; stride<<1) {</pre>
    pthread mutex lock(&g locks[id]);
    pthread mutex lock(&g locks[id+stride]);
    g values[id+stride] += g_values[id];
    pthread mutex_unlock(&g_locks[id]);
    pthread mutex unlock(&g locks[id+stride]);
```



fixed?


Parallel Prefix Sum



What is a Barrier ?



- threads wait until all reach specified point.
- > Once all reach barrier, all can pass.




Pthreads and barriers

Type pthread_barrier_t

Pthreads Parallel Prefix Sum

```
pthread barrier t g barrier;
pthread_mutex_t g_locks[N];
int g_values[N] = { a, b, c, d, e, f };
void init stuff() {
    pthread barrier init (&g barrier, NULL, N-1);
void prefix sum thread(void * param) {
  int i;
  int id = *((int*)param);
  int stride = 0;
  for(stride=1; stride<=N/2; stride<<1) {</pre>
    pthread mutex lock(&g locks[id]);
    pthread mutex lock(&g locks[id+stride]);
    g values[id+stride] += g_values[id];
    pthread mutex unlock(&g locks[id]);
    pthread mutex unlock(&g locks[id+stride]);
    pthread barrier wait(&g barrier);
```



fixed?

Barrier Goals

Desirable barrier properties:

- Low shared memory space complexity
- Low contention on shared objects
- Few shared memory references per thread/process
- No need for shared memory initialization
- Symmetric: same amount of work for all processes
- Algorithm simplicity
- Minimal propagation time
- Reusability (a must!)

Barrier Building Blocks

- Conditions
- Semaphores
- Atomic Bit
- Atomic Register
- Fetch-and-increment register
- Test and set bits
- Read-Modify-Write register

Barrier with Semaphores






Barrier using Semaphores Algorithm for N threads








Semaphore Barrier Action Zone N == 3





Barrier using Semaphores Properties

- Pros:
 - Very Simple
 - Space complexity O(1)
 - Symmetric
- Cons:
 - Required a strong object
 - Requires some central manager
 - High contention on the semaphores
 - Propagation delay O(n)





Barriers based on counters



cs380p: Monitors and Barriers

Counter Barrier Ingredients


Fetch-and-Increment register

- A shared register that supports a F&I operation:
- Input: register r
- Atomic operation:
 - *r* is incremented by 1
 - the old value of r is returned

```
function fetch-and-increment (r : register)
    orig_r := r;
    r:= r + 1;
    return (orig_r);
end-function
```

Await

- For brevity, we use the **await** macro
- Not an operation of an object
- This is also called: "spinning"




Simple Barrier Using an Atomic Counter


shared	counter: fetch and increment reg. – {0,n}, initially = 0	
	go: atomic bit, initial value doesn't matter	
local	local.go: a bit, initial value doesn't matter	
	local.counter: register	

1	local.go := go
2	local.counter := fetch-and-increment (counter)
3	if local.counter + 1 = n then
4	counter := 0
5	go := 1 - go
6	else await (local.go ≠ go)

Simple Barrier Using an Atomic Counter Run for n=2 Threads



Simple Barrier Using an Atomic Counter Run for n=2 Threads




A Local Spinning Counter Barrier Program of a Thread i

shared	counter: fetch and increment reg. – {0,n}, initially = 0	
	go[1n]: array of atomic bits, initial values are immaterial	
local	local.go: a bit, initial value is immaterial	
	local.counter: register	

1	local.go := go[i]
2	local.counter := fetch-and-increment (counter)
3	if local.counter + 1 = n then
4	counter := 0
5	for j=1 to n { go[j] := 1 - go[j] }
6	else await(local.go ≠ go[i])

A Local Spinning Counter Barrier Example Run for n=3 Threads



Comparison of counter-based Barriers

Simple Barrier	Simple Barrier with go array
• Pros:	Pros:
• Cons:	• Cons:

Comparison of counter-based Barriers

Simple Barrier

- Pros:
 - Very Simple
 - Shared memory: O(log n) *bits*
 - Takes O(1) until last waiting p is awaken
- Cons:
 - High contention on the go bit
 - Contention on the counter register (*)

Simple Barrier with go array


- Pros:
 - Low contention on the go array
 - In some models:
 - spinning is done on local memory
 - remote mem. ref.: O(1)
- Cons:
 - Shared memory: O(n)
 - Still contention on the counter register (*)
 - Takes O(n) until last waiting p is awaken

Tree Barriers




A Tree-based Barrier

- Threads are organized in a binary tree
- Each node is owned by a predetermined thread
- Each thread waits until its 2 children arrive
 - combines results
 - passes them on to its parent
- Root learns that its 2 children have arrived \rightarrow tells children they can go
- The signal propagates down the tree until all the threads get the message



A Tree-based Barrier: indexing





Step 1: label numerically with depth-first traveral

Indexing starts from 2 Root \rightarrow 1, doesn't need wait objects

cs380p: Monitors and Barriers

A Tree-based Barrier program of thread i






Tree Barrier Tradeoffs

• Pros:


• Cons:

Butterfly Barrier



• When would this be preferable?

Hardware Supported Barriers



CPU cs380p: Monitors and Barriers

Barriers Summary

Seen:

- Semaphore-based barrier
- Simple barrier
 - Based on atomic fetch-and-increment counter
- Local spinning barrier
 - Based on atomic fetch-and-increment counter and go array
- Tree-based barrier

Not seen:

- Test-and-Set barriers
 - Based on test-and-test-and-set objects
 - One version without memory initialization
- See-Saw barrier

Questions?