Parallel Architectures

Chris Rossbach and Calvin Lin

cs380p

Outline

Over the next few classes:

Background from many areas

Architecture

Vector processors

Hardware multi-threading

Graphics

Graphics pipeline

Graphics programming models

Algorithms

parallel architectures \rightarrow parallel algorithms

Programming GPUs

CUDA


Basics: getting something working

Advanced: making it perform

Outline

Over the next few classes:

Background from many areas



Algorithms

parallel architectures \rightarrow parallel algorithms


Programming GPUs

CUDA

Basics: getting something working

Advanced: making it perform

























80 SMs



								L1 Instru
			L0 li	nstruc	tion C	ache		
				nedule	· ·			
		Di	spatc	h Unit	(32 th	read/o	:lk)	
		Reg	ister	File ('	16,384	4 x 32	!-bit)	
FP	64	INT	INT	FP32	FP32	-		
FP	64	INT	INT	FP32	FP32	Ħ		
FP	64	INT	INT	FP32	FP32	-		
FP	64	INT	INT	FP32	FP32		SOR	TENSOR
FP	64	INT	INT	FP32	FP32	cc	RE	CORE
FP	64	INT	INT	FP32	FP32			
FP	64	INT	INT	FP32	FP32			
FP	64	INT	INT	FP32	FP32			
_D/ ST	LD/ ST	SFU						

	PCI Express 3.0 Host Interface		LC	Instru	ction C	ache		
	GigaThread Engine		Warp S	chedule	er (32 t	hread/cl	k)	
	GPC TPC TPC TPC TPC TPC TPC TPC BM SM SM SM SM SM SM		Dispa	ch Uni	t (32 th	read/clk)	
			Registe	er File ((16,38	4 x 32-b	iit)	
		FP64	INT IN	FP3	2 FP32	\square		
		FP64	INT IN	FP3	2 FP32			
La L		FP64	INT IN	FP3	2 FP32			
		FP64	INT IN	FP3	2 FP32	TENS		
	L2 Cache GAMERS	FP64	INT IN	FP3	2 FP32	COR	E CORE	
		FP64	INT IN	FP3	2 FP32			
		FP64	INT IN	FP3	2 FP32			
	ید سد بلد جد بند کا بند ب	FP64	INT IN	FP3	2 FP32	\vdash		
Carlier Carlier Carlier Carlier Carlier Carlier		LD/ LD/ ST ST	LD/ LC ST ST		LD/ ST		.D/ ST SFU	
Landon Contractor						12	8KB L1 Data Ca	ache
TPG TPG TPG TPG TPG TPG TPG			Tex				Tex	
GPC	GPC High-Speed Hub		_	_		_	_	
NVLink NVLink	NVLink NVLink		NVLink			NVLink		

80 SMs 64 cores/SM 5210 threads! 15.7 TFLOPS

Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)

INT INT FP32 FP32


INT INT FP32 FP32

INT INT

FP64

P64

P64





								L1 Instru
			L0 li	nstruc	tion C	ache		
				nedule	· ·			
		Di	spatc	h Unit	(32 th	read/o	:lk)	
		Reg	ister	File ('	16,384	4 x 32	!-bit)	
FP	64	INT	INT	FP32	FP32	-		
FP	64	INT	INT	FP32	FP32	Ħ		
FP	64	INT	INT	FP32	FP32	-		
FP	64	INT	INT	FP32	FP32		SOR	TENSOR
FP	64	INT	INT	FP32	FP32	cc	RE	CORE
FP	64	INT	INT	FP32	FP32			
FP	64	INT	INT	FP32	FP32			
FP	64	INT	INT	FP32	FP32			
_D/ ST	LD/ ST	SFU						

	PCI Express 3.0 Host Interface		LC	Instru	ction C	ache		
	GigaThread Engine		Warp S	chedule	er (32 t	hread/cl	k)	
	GPC TPC TPC TPC TPC TPC TPC TPC BM SM SM SM SM SM SM		Dispa	ch Uni	t (32 th	read/clk)	
			Registe	er File ((16,38	4 x 32-b	iit)	
		FP64	INT IN	FP3	2 FP32	\square		
		FP64	INT IN	FP3	2 FP32			
La L		FP64	INT IN	FP3	2 FP32			
		FP64	INT IN	FP3	2 FP32	TENS		
	L2 Cache GAMERS	FP64	INT IN	FP3	2 FP32	COR	E CORE	
		FP64	INT IN	FP3	2 FP32			
		FP64	INT IN	FP3	2 FP32			
	ید سد بلد جد بند کا بند ب	FP64	INT IN	FP3	2 FP32	\vdash		
Carlier Carlier Carlier Carlier Carlier Carlier		LD/ LD/ ST ST	LD/ LC ST ST		LD/ ST		.D/ ST SFU	
Landon Contractor						12	8KB L1 Data Ca	ache
TPG TPG TPG TPG TPG TPG TPG			Tex				Tex	
GPC	GPC High-Speed Hub		_	_		_	_	
NVLink NVLink	NVLink NVLink		NVLink			NVLink		

80 SMs 64 cores/SM 5210 threads! 15.7 TFLOPS

Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)

INT INT FP32 FP32

INT INT FP32 FP32

INT INT

FP64

P64

P64

SM									
							L1 Instruct	tion	
		L0 Ir	nstruc	tion C	ache				
	Warp Scheduler (32 thread/clk)								
	Dis	spatcl	n Unit	(32 th	read/o	:lk)			
	Reg	ister	File ('	16,384	4 x 32	!-bit)			
FP64	INT	INT	FP32	FP32	-				
FP64	INT	INT	FP32	FP32	+				
FP64	INT	INT	FP32	FP32	\square				
FP64	INT	INT	FP32	FP32		SOR	TENSOR		
FP64	INT	INT	FP32	FP32	cc	RE	CORE		
FP64	INT	INT	FP32	FP32					
FP64	INT	INT	FP32	FP32					
FP64	INT	INT	FP32	FP32					
LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU		

PCI Express 3.0 Host Interface Warp Scheduler (32 thread/clk Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit) FP64 INT INT FP32 FP3 <u>SW _____ SW ____ SM ___</u> FP64 INT INT FP32 FP3 FP64 INT INT FP32 FP32 ₽ FP64 INT INT FP32 FP3 TENSOR TENSOR CORE CORE INT INT FP64 FP32 FF INT INT FP64 ₽ FP64 INT INT FP64 INT INT LD/ ST LD/ ST LD/ LD/ ST ST LD/ LD/ LD/ ST ST ST SFU Ħ Tex Tex NVLink

80 SMs 64 cores/SM 5210 threads! 15.7 TFLOPS 640 Tensor cores

Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)

P32 FP32

P32 FP32

FP64

FP64

FP64

LD/ ST INT INT F

INT INT

INT INT

2	-		10	•
		NUIDA		
-	00		00	i
	_			

SM								
							L1 Instruc	tion
		L0 lr	nstruc	tion C	ache			
			edule					
	Dis	spatcl	h Unit	(32 th	read/o	:lk)		
	Reg	ister	File ('	16,384	4 x 32	!-bit)		
FP64	INT	INT	FP32	FP32	\square			
FP64	INT	INT	FP32	FP32				
FP64	INT	INT	FP32	FP32				
FP64	INT	INT	FP32	FP32		SOR	TENSOR	
FP64	INT	INT	FP32	FP32	cc	RE	CORE	
FP64	INT	INT	FP32	FP32				
FP64	INT	INT	FP32	FP32				
FP64	INT	INT	FP32	FP32	\vdash			
LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	

		PCI Express 3	0 Host Interface			L0 In	nstruc	tion C	ache		
		CONFIGURE CONFIGURE	ad Engine		War	p Sch	edule	r (32 ti	hread	(clk)	
		GPC TPC TPC TPC TPC SM SM SM SM	TPC TPC TPC		Dis	spatch	h Unit	(32 th	read/c	:lk)	
Ħ					Reg	ister	File (′	16,384	1 x 32	:-bit)	
5				FP64	INT	INT	FP32	FP32	\square	\square	\square
HBM2				FP64	INT	INT	FP32	FP32	F	\square	Ħ
코				FP64	INT	INT	FP32	FP32	F	\square	Ħ
Ē				FP64	INT	INT	FP32	FP32	TEN	ISOR	TENS
		L2 C	Cache GAMERS	FP64	INT	INT	FP32	FP32	co	ORE	COF
			Long Street Street Street	FP64	INT	INT	FP32	FP32	F	H	\square
Ħ				FP64	INT	INT	FP32	FP32	\square		\square
R R				FP64	INT	INT	FP32	FP32	\square		\square
HBM2				LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFI
-										128KE	3 L1 Da
		SM S			Tex					Tex	
		High-S	seed Hub								
	18 18 NVLink NVLink	14 NVLink	NVLink		T# NVLink				NVLin	ık	

80 SMs 64 cores/SM 5210 threads! 15.7 TFLOPS 640 Tensor cores HBM2 memory 4096-bit bus No cache coherence!

Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)

P32 FP32

P32 FP32

FP64

FP64

FP64

INT INT

INT INT

INT INT

i = 1	DVIE A.	
	0	00 0

<u>5M _____ 5M ____</u> 5M ____

2

₽

1

М										
				L1 Instruc						
	L) Instruction (Cache							
	Warp Scheduler (32 thread/clk)									
	Dispa	tch Unit (32 tl	hread/clk)							
	Regist	er File (16,38	34 x 32-bit)							
FP64	INT IN	T FP32 FP32								
FP64	INT IN	T FP32 FP32								
FP64	INT IN	T FP32 FP32								
FP64	INT IN	т FP32 FP32	TENSOR	TENSOR						
FP64	INT IN	т FP32 FP32	CORE	CORE						
FP64	INT IN	т FP32 FP32								
FP64	INT IN	т FP32 FP32								
FP64	INT IN	т FP32 FP32								
LD/ LD/ ST ST	LD/ LI ST S		LD/ LD/ ST ST	SFU						



Tex

80 SMs 64 cores/SM 5210 threads! 15.7 TFLOPS 640 Tensor cores HBM2 memory 4096-bit bus No cache coherence! 16 GB memory PCle-attached

Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)

P32 FP3

P32 FP32

FP64

FP64

FP64

LD/ ST

LD/ ST

Tex

INT INT

INT INT

INT INT



Understanding the machine


```
Processor algorithm:
    main() {
        while(true) {
            do_next_instruction();
        }
```

Processor algorithm: main() { while(true) { do_next_instruction(); }

do_next_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute_calc_addrs(ops, regs);
 access_memory(ops, regs);
 write_back(regs);

3


```
Processor algorithm:
    main() {
        while(true) {
            do_next_instruction();
        }
```




do_next_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute_calc_addrs(ops, regs);
 access_memory(ops, regs);
 write_back(regs);

Processor algorithm: main() { while(true) { do_next_instruction(); }


do_next_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute_calc_addrs(ops, regs);
 access_memory(ops, regs);
 write_back(regs);





Processor algorithm: main() { while(true) { do_next_instruction(); }

do_next_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute_calc_addrs(ops, regs);
 access_memory(ops, regs);
 write_back(regs);




Works well if pipeline is kept full What kinds of things cause "bubbles"/stalls?

Processor algorithm: main() { while(true) { do next instruction(); }

do_next_instruction() { instruction = fetch(); ops, regs = decode(instruction); execute calc addrs(ops, regs); access_memory(ops, regs); write back(regs);


> MEM EX


> > ID IF




Works well if pipeline is kept full What kinds of things cause "bubbles"/stalls?

Multi-core/SMPs







```
main() {
  for(i=0; i<CORES; i++) {
    pthread_create(
        do_next_instruction());
    }
}</pre>
```


do_next_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute_calc_addrs(ops, regs);
 access_memory(ops, regs);
 write_back(regs);

}

• Pros: Simple

Cons: programmer has to find the parallelism!

Multi-core/SMPs




main() {
 for(i=0; i<CORES; i++) {
 pthread_create(
 do_next_instruction());
 }
}</pre>

do_next_instruction() { instruction = fetch(); ops, regs = decode(instruction); execute_calc_addrs(ops, regs); access_memory(ops, regs); write_back(regs); }

• Pros: Simple

Cons: programmer has to find the parallelism!


Multi-core/SMPs




main() {
 for(i=0; i<CORES; i++) {
 pthread_create(
 do_next_instruction());
 }
}</pre>

do_next_instruction() { instruction = fetch(); ops, regs = decode(instruction); execute_calc_addrs(ops, regs); access_memory(ops, regs); write_back(regs);


Other techniques extract parallelism here, try to let the machine find parallelism















main() {
for(i=0; i<CORES; i++)
pthread_create(decode_exec);
while(true) {
 instruction = fetch();
 enqueue(instruction);
}</pre>

decode_exec() {

instruction = dequeue(); ops, regs = decode(instruction); execute_calc_addrs(ops, regs); access_memory(ops, regs); write_back(regs);




main() {
 for(i=0; i<CORES; i++)
 pthread_create(decode_exec);
 while(true) {
 instruction = fetch();
 enqueue(instruction);
 }
}</pre>

decode_exec() {

instruction = dequeue(); ops, regs = decode(instruction); execute_calc_addrs(ops, regs); access_memory(ops, regs); write_back(regs);

Doesn't look that different does it? Why do it?




main() {
 for(i=0; i<CORES; i++)
 pthread_create(decode_exec);
 while(true) {
 instruction = fetch();
 enqueue(instruction);
 }
}</pre>

decode_exec() {

instruction = dequeue(); ops, regs = decode(instruction); execute_calc_addrs(ops, regs); access_memory(ops, regs); write_back(regs);

Doesn't look that different does it? Why do it?

Enables independent instruction parallelism.




main() {
 for(i=0; i<CORES; i++)
 pthread_create(decode_exec);
 while(true) {
 instruction = fetch();
 enqueue(instruction);
 }
}</pre>

decode_exec() {
 instruction = dequeue();
 ops, regs = decode(instruction);
 execute_calc_addrs(ops, regs);
 access_memory(ops, regs);
 write_back(regs);


Doesn't look that different does it? Why do it?


Enables independent instruction parallelism.




<pre># C code for (i=0; i<64; i++) C[i] = A[i] + B[i];</pre>
<pre># Scalar Code LI R4, 64 loop: L.D F0, 0(R1) L.D F2, 0(R2) ADD.D F4, F2, F0 S.D F4, 0(R3) DADDIU R1, 8 DADDIU R2, 8 DADDIU R3, 8 DSUBIU R4, 1 BNEZ R4, loop</pre>


Vector/SIMD processors





Vector/SIMD processors






main() {
for(i=0; i<CORES; i++)
pthread_create(exec);
while(true) {
 ops, regs = fetch_decode();
 enqueue(ops, regs);</pre>

exec() {

ops, regs = dequeue(; execute_calc_addrs(ops, regs); access_memory(ops, regs); write_back(regs);

}




main() {
 for(i=0; i<CORES; i++)
 pthread_create(exec);
 while(true) {
 ops, regs = fetch_decode();
 enqueue(ops, regs);
 }
}</pre>

exec() {

ops, regs = dequeue(;
execute_calc_addrs(ops, regs);
access_memory(ops, regs);
write_back(regs);

S

Single instruction stream, multiple computations



main() {
 for(i=0; i<CORES; i++)
 pthread_create(exec);
 while(true) {
 ops, regs = fetch_decode();
 enqueue(ops, regs);
 }
}</pre>

exec() {

ops, regs = dequeue(;
 execute_calc_addrs(ops, regs);
 access_memory(ops, regs);
 write_back(regs);

Single instruction stream, multiple computations But now all my instructions need multiple operands!

Vector Processors

Process multiple data elements simultaneously.

Common in supercomputers of the 1970's 80's and 90's.

Modern CPUs support some vector processing instructions Usually called SIMD

Can operate on few vector elements per clock cycle in a pipeline or, SIMD operate on all per clock cycle

Vector Processors



Process multiple data elements simultaneously.

Common in supercomputers of the 1970's 80's and 90's.

Modern CPUs support some vector processing instructions Usually called SIMD

Can operate on few vector elements per clock cycle in a pipeline or, SIMD operate on all per clock cycle

- 1962 University of Illinois Illiac IV completed 1972 \rightarrow 64 ALUs 100-150 MFlops
- (1973) TI's Advance Scientific Computer (ASC) 20-80 MFlops
- (1975) Cray-1 first to have vector registers instead of keeping data in memory



Vector Processors



Process multiple data elements simultaneously.

Common in supercomputers of the 1970's 80's and 90's.

Modern CPUs support some vector processing instructions Usually called SIMD


Can operate on few vector elements per clock cycle in a pipeline or, SIMD operate on all per clock cycle


- 1962 University of Illinois Illiac IV completed 1972 \rightarrow 64 ALUs 100-150 MFlops
- (1973) TI's Advance Scientific Computer (ASC) 20-80 MFlops
- (1975) Cray-1 first to have vector registers instead of keeping data in memory




Single instruction stream, multiple data → Programming model has to change


When does vector processing help?






When does vector processing help?






What are the potential bottlenecks here? When can it improve throughput?

When does vector processing help?






What are the potential bottlenecks here? When can it improve throughput?

Only helps if memory can keep the pipeline busy!

HW multi-threading



Address memory bottleneck


HW multi-threading


Address memory bottleneck Share exec unit across Instruction streams Switch on stalls






Address memory bottleneck Share exec unit across Instruction streams Switch on stalls








Address memory bottleneck Share exec unit across Instruction streams Switch on stalls







Address memory bottleneck Share exec unit across Instruction streams Switch on stalls Looks like multiple cores to the OS



HW multi-threading




Address memory bottleneck Share exec unit across Instruction streams Switch on stalls


Looks like multiple cores to the OS

Three variants:

- Coarse
- Fine-grain
- Simultaneous



Running Example



- Colors \rightarrow pipeline full
- White \rightarrow stall

Single thread run until costly stall

e.g. 2nd level cache miss

Single thread run until costly stall

e.g. 2nd level cache miss

Another thread starts during stall

Pipeline fill time requires several cycles!

Single thread run until costly stall

e.g. 2nd level cache miss

Another thread starts during stall

Pipeline fill time requires several cycles!

Does not cover short stalls

Single thread run until costly stall

e.g. 2nd level cache miss

Another thread starts during stall

Pipeline fill time requires several cycles!

Does not cover short stalls

Hardware support required

PC and register file for each thread

little other hardware

Looks like another CPU to OS

Single thread run until costly stall e.g. 2nd level cache miss

Another thread starts during stall


Pipeline fill time requires several cycles!

Does not cover short stalls

Hardware support required

PC and register file for each thread little other hardware

Looks like another CPU to OS



Single thread run until costly stall e.g. 2nd level cache miss


Another thread starts during stall


Pipeline fill time requires several cycles!

Does not cover short stalls

Hardware support required

PC and register file for each thread little other hardware Looks like another CPU to OS





Two+ threads interleave instructions

Round-robin fashion Skip stalled threads

Two+ threads interleave instructions

Round-robin fashion

Skip stalled threads

Hardware support required

Separate PC and register file for each thread

Hardware to control alternating pattern

Two+ threads interleave instructions

Round-robin fashion

Skip stalled threads

Hardware support required

Separate PC and register file for each thread

Hardware to control alternating pattern

Naturally hides delays

Data hazards, Cache misses

Pipeline runs with rare stalls

Two+ threads interleave instructions

Round-robin fashion

Skip stalled threads

Hardware support required

Separate PC and register file for each thread

Hardware to control alternating pattern

Naturally hides delays

Data hazards, Cache misses

Pipeline runs with rare stalls

Does not make full use of multi-issue architecture

Two+ threads interleave instructions

Round-robin fashion Skip stalled threads

Hardware support required

Separate PC and register file for each thread


Hardware to control alternating pattern

Naturally hides delays


Data hazards, Cache misses

Pipeline runs with rare stalls

Does not make full use of multi-issue architecture



Simultaneous Multithreading (SMT)




Simultaneous Multithreading (SMT)

Instructions from multiple threads issued per cycle

Uses register renaming

dynamic scheduling facility of multi-issue architecture



Simultaneous Multithreading (SMT)

Instructions from multiple threads issued per cycle

Uses register renaming


dynamic scheduling facility of multi-issue architecture

Needs more hardware support

Register files, PC's for each thread

Temporary result registers before commit

Support to sort out which threads get results from which instructions



Simultaneous Multithreading (SMT)

Instructions from multiple threads issued per cycle

Uses register renaming

dynamic scheduling facility of multi-issue architecture


Needs more hardware support

Register files, PC's for each thread

Temporary result registers before commit

Support to sort out which threads get results from which instructions

Maximizes utilization of execution units



Simultaneous Multithreading (SMT)

Instructions from multiple threads issued per cycle

Uses register renaming

dynamic scheduling facility of multi-issue architecture


Needs more hardware support


Register files, PC's for each thread

Temporary result registers before commit

Support to sort out which threads get results from which instructions

Maximizes utilization of execution units





Why Vector and MT Background?

GPU:

- A very wide vector machine
- Massively multi-threaded to hide memory latency
- Originally designed for graphics pipelines...

Graphics ~= Rendering

Inputs:

3D world model(objects, materials)

Geometry modeled using triangle meshes + surface normals

GPUs subdivide triangles into "fragments" (rasterization)

Materials modeled with "textures"

Texture coordinates and sampling to map textures \rightarrow geometry

Light locations and properties


Attempt to model surface/light interactions with modeled objects/materials

View point

Output:


2D projection seen from the view-point

From Computer Desktop Encyclopedia Reprinted with permission. © 1998 Intergraph Computer Systems




Simplified Rendering Algorithm

foreach(vertex v in model) map $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t (v_0, v_1, v_2) frags.add(rasterize(t)); foreach fragment f in frags choose_color(f); display(visible_fragments(frags));




foreach(vertex v in model)

map $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t (v_0 , v_1 , v_2) frags.add(rasterize(t)); foreach fragment f in frags choose color(f); display(visible_fragments(frags));




OpenGL pipeline

foreach(vertex v in model) fragment[] frags = {}; foreach triangle t (v_0 , v_1 , v_2) frags.add(rasterize(t)); foreach fragment f in frags choose color(f); display(visible_fragments(frags));



OpenGL pipeline

foreach(vertex v in model) map $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ($v_0 v_1 v_2$) foreach fragment f in frags choose color(f); display(visible_fragments(frags));




OpenGL pipeline

foreach(vertex v in model)

$$\begin{split} & \text{map } v_{\text{model}} \xrightarrow{} v_{\text{view}} \\ & \text{fragment[] frags = } ; \\ & \text{foreach triangle t } (v_{0,} v_{1,} v_{2}) \\ & \text{frags.add(rasterize(t));} \end{split}$$


foreach fragment f in frags




OpenGL pipeline


foreach(vertex v in model)

map $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ($v_{0,} v_{1,} v_{2}$) frags.add(rasterize(t)); foreach fragment f in frags choose color(f);







Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count




Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count



Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count




Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count



Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count

Late Modernity: unified shaders



Mapping to Graphics pipeline no longer apparent Processing elements no longer specialized to a particular role Model supports *real* control flow, larger instr count

Modern: Pascal





_	_		netrusti	on Ruffe			instructi	on Cache			netructi	Du Buiffe	-				
Instruction Buffer Warp Scheduler									Instruction Buffer								
Warp Scheduler Dispatch Unit Dispatch Unit						Warp Scheduler Dispatch Unit Dispatch Unit											
+ +					+ +												
	Register File (32,768 x 32-bit) Register File (32,768 x 32-bit)																
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU		
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU		
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU		
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU		
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU		
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU		
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU		
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU		
							Texture /	L1 Cache	9								
	Tex			Tex				Tex				Tex					
	64KB Shared Memory																

Cross-generational observations

GPUs designed for parallelism in graphics pipeline:

Data

Per-vertex Per-fragment

Per-pixel

Task

Vertex processing Fragment processing Rasterization Hidden-surface elimination

MLP

HW multi-threading for hiding memory latency

Cross-generational observations

GPUs designed for parallelism in graphics pipeline:

Data

Per-vertex Per-fragment Per-pixel

Task

Vertex processing Fragment processing Rasterization Hidden-surface elimination

MLP

HW multi-threading for hiding memory latency

Even as GPU architectures become more general, certain assumptions persist:

- 1. Data parallelism is *trivially* exposed
- 2. All problems look like painting a box with colored dots

Cross-generational observations

GPUs designed for parallelism in graphics pipeline:

Data

Per-vertex Per-fragment Per-pixel

Task

Vertex processing Fragment processing Rasterization Hidden-surface elimination

MLP

HW multi-threading for hiding memory latency

Even as GPU architectures become more general, certain assumptions persist:

- 1. Data parallelism is *trivially* exposed
- 2. All problems look like painting a box with colored dots

But what if my workload isn't "painting a box"?!!?!



Key Ideas: Simple cores Single instruction stream Vector instructions (SIMD) OR Implicit HW-managed sharing (SIMT) Hide memory latency with HW multi-threading