GPU Optimization

Chris Rossbach and Calvin Lin

cs380p

Outline

Over the last several classes:

Background from many areas

Architecture

Vector processors

Hardware multi-threading

Graphics

Graphics pipeline

Graphics programming models

Algorithms

parallel architectures \rightarrow parallel algorithms

Programming GPUs

CUDA

Basics: getting something working

Advanced: making it perform

Outline

Over the last several classes:

Background from many areas

Architecture

Vector processors

Hardware multi-threading

Graphics

Graphics pipeline

Graphics programming models

Algorithms

parallel architectures \rightarrow parallel algorithms

Programming GPUs

CUDA

Basics: getting something working

- This lecture





Each SM has multiple vector units (4) 32 lanes wide → warp size



Each SM has multiple vector units (4) 32 lanes wide → warp size Vector units use **hardware multi-threading**





							L1 Instru	ctio	n Cache										
		L0 Ir	nstruct	tion C	ache			٦٢			L0 Ir	nstruc	tion C	ache					
	Warp	Sch	edule	r (32 ti	hread/	clk)				War	p Sch	edule	r (32 t	hread	/clk)				
	Dis	patcl	n Unit	(32 th	read/cl	lk)			Dispatch Unit (32 thread/clk)										
	Regi	ster	File (1	6,384	4 x 32-	-bit)			Register File (16,384 x 32-bit)										
FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32						
FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32						
FP64	INT	INT	FP32	FP32	TENSOR				FP64	INT	INT	FP32	FP32	H					
FP64	INT	INT	FP32	FP32			TENSOR		FP64	INT	INT	FP32	FP32	TENSOR		TENSOR			
FP64	INT	INT	FP32	FP32	со	RE	CORE		FP64	INT	INT	FP32	FP32	cc	RE	CORE			
FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32						
FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32						
FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	H					
LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU		LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU			
		L0 Ir	nstruc	tion C	ache			٦Г			L0 Ir	nstruc	tion C	ache					
	Warp Scheduler (32 thread/clk)										Warp Scheduler (32 thread/clk)								
	warp) Sch	edule	r (32 t l	hread/	clk)				War	p Sch	iedule	r (32 t	hread	/clk)				
	Dis	o Sch patcł	edulei 1 Unit	r (32 tl (32 th	hread/ read/cl	clk) Ik)				War Di	p Sch spatcl	iedule h Unit	r (32 t (32 th	hread read/c	/clk) :lk)				
	Dis Regi	ster	edulei n Unit File (1	(32 th (32 th 16,384	hread/c read/cl 1 x 32-	clk) lk) -bit)				War Di: Reg	p Sch spatcl ister	edule h Unit File ('	r (32 t (32 th 16,384	hread read/c 4 x 32	/clk) :lk) !-bit)				
FP64	Regi INT	Sch patch ster	eduler 1 Unit File (1 FP32	r (32 tl (32 th 16,384 FP32	hread/c read/cl 1 x 32-	clk) lk) -bit)			FP64	War Di: Reg	p Sch spatcl ister INT	File (r (32 t (32 th 16,384 FP32	hread read/c 4 x 32	/clk) :lk) !-bit)				
FP64 FP64	INT	Sch patch ster INT	File (1 File (1 FP32	(32 th (32 th 6,384 FP32 FP32	hread/i read/cl 4 x 32-	clk) lk) -bit)			FP64 FP64	War Dis Reg INT INT	p Sch spatcl ister INT INT	File (FP32	r (32 t (32 th 16,384 FP32 FP32	hread read/c 4 x 32	/clk) :lk) !-bit)				
FP64 FP64 FP64	INT INT INT	Sch patch ster INT INT	File (1 FP32 FP32 FP32	(32 th (32 th (6,384 FP32 FP32 FP32	hread/c read/cl	clk) lk) -bit)			FP64 FP64 FP64	War Dis Reg INT INT INT	p Sch spatcl ister INT INT INT	File (FP32 FP32 FP32	r (32 t (32 th 16,384 FP32 FP32 FP32	hread read/c 4 x 32	/clk) slk) e-bit)				
FP64 FP64 FP64 FP64	INT INT INT INT INT	Sch patch ster INT INT INT	File (1 FP32 FP32 FP32 FP32 FP32	(32 th (32 th (32 th (32 th (32 th (32 th (32 th (32 th) (32 t	hread/cl read/cl 1 x 32-	clk) lk) -bit) SOR	TENSOR		FP64 FP64 FP64 FP64	War Dis Reg INT INT INT	p Sch spatch ister INT INT INT	File (FP32 FP32 FP32 FP32 FP32	r (32 t (32 th 16,38 FP32 FP32 FP32 FP32	hread read/c 4 x 32	/clk) :lk) !-bit) SOR	TENSOR			
FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT	Sch patch ster INT INT INT INT	edulei Unit File (1 FP32 FP32 FP32 FP32 FP32	(32 th (32 th (32 th (32 th (32 th (32 th (32 th (32 th) (32 t	tead/cl t x 32- TENS CO	cik) ik) -bit) SOR RE	TENSOR		FP64 FP64 FP64 FP64 FP64	War Dis Reg INT INT INT INT	p Sch spatcl ister INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,38 FP32 FP32 FP32 FP32 FP32	hread read/c 4 x 32 TEN CC	/clk) :lk) :-bit) SOR PRE	TENSOR			
FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT INT	Sch patch ster INT INT INT INT	edulei 1 Unit File (1 FP32 FP32 FP32 FP32 FP32 FP32	(32 th (32 th (6,384 FP32 FP32 FP32 FP32 FP32 FP32	tead/cl	cik) ik) -bit) SOR RE	TENSOR		FP64 FP64 FP64 FP64 FP64 FP64	War Dis Reg INT INT INT INT INT	p Sch spatcl ister INT INT INT INT INT	File (* FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	hread read/c 4 x 32 TEN CC	/clk) :lk) :-bit) SOR DRE	TENSOR			
FP64 FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT INT INT	Sch patch ster INT INT INT INT INT	edulei JUnit File (1 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th) (32 t	tead/c	clk) lk) -bit) SOR RE	TENSOR		FP64 FP64 FP64 FP64 FP64 FP64 FP64	War Dis Reg INT INT INT INT INT INT	p Sch spatcl ister INT INT INT INT INT INT	edule h Unit File (FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread/c 4 x 32 TEN CC	Icik)	TENSOR			
FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT INT INT	Sch patch ster INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th) (32 t	read/cl	clk) lk) -bit) SOR RE	TENSOR		FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	War Dis Reg INT INT INT INT INT INT INT	p Sch spatcl ister INT INT INT INT INT INT	eduleduk h Unit File (FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,38- FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread/c 4 x 32	/clk) slk) l-bit) SOR DRE	TENSOR			
FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT INT INT INT INT	Sch patch ster INT INT INT INT INT INT INT INT INT	File (1 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th) (32 t	TENS CO	clk) lk) -bit) SOR RE	TENSOR		FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	War Dis Reg INT INT INT INT INT INT INT INT INT INT	p Sch spatcl ister INT INT INT INT INT INT INT INT INT	edule h Unit File (FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,38 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread/ read/c 4 x 32 TEN CC	fcik) sik) L-bit) SOR PRE	TENSOR CORE			
FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT INT INT INT INT	Sch patch ster INT INT INT INT INT INT INT	File (1 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th (32 th 6,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	tead/cl	clk) lk) -bit) SOR RE LD/ ST	TENSOR CORE SFU	che	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	War Dis Reg INT INT INT INT INT INT INT INT INT ST	P Sch spatcl ster INT INT INT INT INT INT INT INT INT	edule h Unit File (FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	LD/ ST	LD/	TENSOR CORE			



IVI								L1 Instruc	tio	n Cache								
			101		tion C	oobo						1.0.1	otruo	tion C	acha			
_	_	War	D Sek	odulo	(32 H	broad	(clk)		L0 Instruction Cache									
	_	Di	spatcl	h Unit	(32 th	read/o	cik)	_			Di	spatcl	h Unit	(32 th	read/	clk)		
		Reg	ister	File (1	6,384	4 x 32	2-bit)		Register File (16,384 x 32-bit)									
FP6	i4	INT	INT	FP32	FP32	H				FP64	INT	INT	FP32	FP32	H			
FP6	i4	INT	INT	FP32	FP32	+				FP64	INT	INT	FP32	FP32				
FP6	i4	INT	INT	FP32	FP32	TENSOR CORE			FP64 FP64 FP64		INT	INT	FP32	FP32				
FP6	i4	INT	INT	FP32	FP32			TENSOR			INT	INT	FP32	FP32	TEN	ISOR	TENSOF CORE	
FP6	4	INT	INT	FP32	FP32			CORE			INT	INT	FP32	FP32	CORE	JRE		
FP6	i4	INT	INT	FP32	FP32	H				FP64	INT	INT	FP32	FP32				
FP6	i4	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32				
FP6	i4	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	E			
LD/ ST	LD/ ST	SFU	IL	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU							
			L0 lr	nstruct	tion C	ache			Γ			L0 li	nstruc	tion C	ache			
		War	p Sch	edule	r (32 tl	hread	/clk)		Warp Scheduler (32 thread/clk)									
		Di:	spatcl	h Unit	(32 th	read/o	:lk)	_	Dispatch Unit (32 thread/clk)									
		Reg	ister	File (1	6,384	4 x 32	2-bit)				Reg	jister	File ('	16,38	4 x 32	2-bit)		
FP6	i4	INT	INT	FP32	FP32	\pm				FP64	INT	INT	FP32	FP32				
FP6	i4	INT	INT	FP32	FP32	H				FP64	INT	INT	FP32	FP32				
FP6	i4	INT	INT	FP32	FP32	H				FP64	INT	INT	FP32	FP32				
FP6	i4	INT	INT	FP32	FP32	TEN	SOR	TENSOR		FP64	INT	INT	FP32	FP32	TEN	ISOR	TENSOR	
FP6	i4	INT	INT	FP32	FP32	CORE	πe	CORE		FP64	INT	INT	FP32	FP32		THE -	CORE	
FP6	i4	INT	INT	FP32	FP32	Ħ				FP64	INT	INT	FP32	FP32				
FP6	4	INT	INT	FP32	FP32	Ħ				FP64	INT	INT	FP32	FP32				
FP6	i4			FP32	FP32	1.0/	LD/			FP64			FP32	FP32	1.04	LD/-		
0.07	ST	ST	ST	ST	ST	ST	ST	SFU		ST ST	ST	ST	ST	ST	ST	ST	SFÚ	
51																		
SI		_		_			128K	B L1 Data Cac	he	/ Shared I	/lemory	/ 	_		_		_	

Thread block scheduler warp (thread) scheduler



M										-	-	-	-	-		
							L1 Instru	ction								
		L0 Ir	nstruc	tion C	ache											
	War	p Sch	edule	r (32 tl	hread	/clk)										
	Di	spatcl	n Unit	(32 th	read/c	:lk)										
	Reg	ister	File (1	16,384	4 x 32	?-bit)			Reg	ister	File (1	16,384	4 x 32	!-bit)		
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32	\square			
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32				
FP64	INT INT FP32			FP32				FP64	INT	INT	FP32	FP32	\vdash			
FP64	INT	INT	FP32	FP32	TEN	SOR	TENSOR	FP64	INT	INT	FP32	FP32	TEN	ISOR	TENSOR	
FP64	INT	INT	FP32	FP32	CC	ORE	CORE	FP64	INT	INT	FP32	FP32	CC	ORE	CORE	
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32	H			
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32				
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32				
LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	
		L0 lı	nstruct	tion C	ache					L0 Ir	nstruc	tion C	ache			
	War	p Sch	edule	r (32 tl	hread	/clk)		Warp Scheduler (32 thread/clk)								
	Di	spatcl	h Unit	(32 th	read/c	:lk)		Dispatch Unit (32 thread/clk)								
	Reg	ister	File (1	16,384	4 x 32	?-bit)		Register File (16,384 x 32-bit)								
FP64	INT	INT	FP32	FP32	\blacksquare			FP64	INT	INT	FP32	FP32	\square			
FP64	INT	INT	FP32	FP32	\square			FP64	INT	INT	ED22	ED33				
											FF 32	11-32				
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32				
FP64 FP64	INT INT	INT INT	FP32 FP32	FP32 FP32	TEN	SOR	TENSOR	FP64 FP64	INT INT	INT INT	FP32 FP32 FP32	FP32 FP32 FP32	TEN	SOR	TENSOR	
FP64 FP64 FP64	INT INT INT	INT INT INT	FP32 FP32 FP32	FP32 FP32 FP32	TEN	ISOR	TENSOR CORE	FP64 FP64 FP64	INT INT INT	INT INT INT	FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32	TEN	SOR DRE	TENSOR CORE	
FP64 FP64 FP64 FP64	INT INT INT INT	INT INT INT INT	FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32	TEN	SOR	TENSOR CORE	FP64 FP64 FP64 FP64	INT INT INT INT	INT INT INT INT	FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32	TEN	SOR	TENSOR CORE	
FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT	INT INT INT INT	FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32	TEN	SOR	TENSOR CORE	FP64 FP64 FP64 FP64 FP64	INT INT INT INT	INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32	TEN	SOR	TENSOR CORE	
FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT	INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32	TEN	SOR	TENSOR CORE	FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT	INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	TEN	SOR	TENSOR	
FP64 FP64 FP64 FP64 FP64 FP64 LD/ LD/ ST ST	INT INT INT INT INT LD/ ST	INT INT INT INT INT LD/ ST	FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	TEN CC	ISOR DRE	TENSOR CORE	FP64 FP64 FP64 FP64 FP64 FP64 LD/LD/ST	INT INT INT INT INT INT LO ₇	INT INT INT INT INT INT LD/ ST	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	TEN CC	SOR DRE	TENSOR CORE	
FP64 FP64 FP64 FP64 FP64 FP64 LD/ ST	INT INT INT INT INT LD/ ST	INT INT INT INT LD/ ST	FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	LD/ ST	LD/ ST	TENSOR CORE SFU	FP64 FP64 FP64 FP64 FP64 FP64 LD/ LD/ ST ST	INT INT INT INT INT LD/ ST	INT INT INT INT INT LD/ ST	FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	TEN CC	SOR DRE	TENSOR CORE	

GPU Memory Hierarchy



Constant Cache

Global variables marked by ____constant____ constant and can't be changed in device. Will be cached by Constant Cache Located in global memory Good for threads that access the same address constant int a=10; ___global___ void kernel() a++; //error

Memory addresses

Texture Cache



Texture Cache

Save Data as Texture :

- Provides hardware accelerated filtered sampling of data (1D, 2D, 3D) Read-only data cache holds fetched samples Backed up by the L2 cache
- Backed up by the L2 cache



Texture Cache

Save Data as Texture :

Provides hardware accelerated filtered sampling of data (1D, 2D, 3D) Read-only data cache holds fetched samples Backed up by the L2 cache

Why use it?

Separate pipeline from shared/L1 Highest miss bandwidth Flexible, e.g. unaligned accesses What if your problem takes a large number of read-only points as input?



How many threads/blocks should I use?

// Copy inputs to device

cudaMemcpy(d_a, a, size, cudaMemcpyHostToDevice); cudaMemcpy(d b, b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU
add<<<N/THREADS_PER_BLOCK, THREADS_PER_BLOCK>>>(d_a, d_b, d_c);

// Copy result back to host

```
cudaMemcpy(c, d_c, size, cudaMemcpyDeviceToHost);
```

// Cleanup

```
free(a); free(b); free(c);
cudaFree(d_a); cudaFree(d_b); cudaFree(d_c);
return 0;
```

How many threads/blocks should I use?

// Copy inputs to device

cudaMemcpy(d_a, a, size, cudaMemcpyHostToDevice); cudaMemcpy(d_b, b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU
add<<<N/THREADS_PER_BLOCK, THREADS_PER_BLOCK>>>(d_a, d_b, d_c);

// Copy result back to host cudaMemcpy(c, d_c, size, cudaMemcpyDeviceToHost);

// Cleanup

```
free(a); free(b); free(c);
cudaFree(d_a); cudaFree(d_b); cudaFree(d_c);
return 0;
```



How many threads/blocks should I use?

// Copy inputs to device

cudaMemcpy(d_a, a, size, cudaMemcpyHostToDevice); cudaMemcpy(d_b, b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU
add<<<N/THREADS_PER_BLOCK, THREADS_PER_BLOCK>>>(d_a, d_b, d_c);

// Copy result back to host

cudaMemcpy(c, d_c, size, cudaMemcpyDeviceToHost);

// Cleanup

```
free(a); free(b); free(c);
cudaFree(d_a); cudaFree(d_b); cudaFree(d_c);
return 0;
```

- Usually things are correct if grid×block dims >= input size
- Getting good performance is another matter

```
host_
void vecAdd()
{
    dim3 DGrid = ceil(n/256,1,1);
    dim3 DBlock = (256,1,1);
```

}

```
addKernel<<<DGrid,DBlock>>>(A_d,B_d,C_d,n);
```

```
_host_
```

void vecAdd()

```
{
    dim3 DGrid = ceil(n/256,1,1);
    dim3 DBlock = (256,1,1);
    addKernel<<<DGrid,DBlock>>>(A_d,B_d,C_d,n);
}
```







Commands by host issued through *streams*

Commands by host issued through streams



- Commands by host issued through streams
 - Kernels in the same stream executed sequentially



- Commands by host issued through streams
 - Kernels in the same stream executed sequentially
 - Kernels in different streams may be executed concurrently



- Commands by host issued through *streams*
 - Kernels in the same stream executed sequentially
 - Kernels in different streams may be executed concurrently
- Streams mapped to GPU HW queues



- Commands by host issued through *streams*
 - Kernels in the same stream executed sequentially
 - Kernels in different streams may be executed concurrently
- Streams mapped to GPU HW queues
 - Done by "kernel management unit" (KMU)



- Commands by host issued through streams
 - Kernels in the same stream executed sequentially
 - Kernels in different streams may be executed concurrently
- Streams mapped to GPU HW queues
 - Done by "kernel management unit" (KMU)
 - ♦ Multiple streams mapped to each queue \rightarrow serializes some kernels



- Commands by host issued through streams
 - Kernels in the same stream executed sequentially
 - Kernels in different streams may be executed concurrently
- Streams mapped to GPU HW queues
 - Done by "kernel management unit" (KMU)
 - ♦ Multiple streams mapped to each queue \rightarrow serializes some kernels
- Kernel launch distributes thread blocks to SMs



Suppose one TB (threadblock) has 64 threads (2 warps)

Suppose one TB (threadblock) has 64 threads (2 warps)



Suppose one TB (threadblock) has 64 threads (2 warps)



Suppose one TB (threadblock) has 64 threads (2 warps)

Thread Blocks <u>SMs</u> **Register File Register File Register File** L1 Cache/Shared Memory L1 Cache/Shared Memory Cache/Shared Memory SM_0 SM_1 SM_12 SMs split blocks into warps Unit of HW scheduling for SM 32 threads each \bullet
Thread Blocks, Warps, Scheduling

Suppose one TB (threadblock) has 64 threads (2 warps)

Thread Blocks

....



<u>SMs</u>



SM_0



SM_1

....



SM_12

- SMs split blocks into warps
- Unit of HW scheduling for SM
- 32 threads each

Thread Blocks, Warps, Scheduling

Suppose one TB (threadblock) has 64 threads (2 warps)





<u>Flynn's Taxonomy</u>

Data Streams

Streams	SISD	SIMD
Instruction	MISD	MIMD





Instruction Streams





















• Where is the parallelism here?







1 Taco,

please













- There's none!
- This only works if you can keep every lane full at every step

Where is the parallelism here?

- Throughput == Performance
- Goal: Increase Occupancy!





1 Taco,

please



















- There's none!
- This only works if you can keep every lane full at every step
- Throughput == Performance
- Goal: Increase Occupancy!

























- There's none!
- This only works if you can keep every lane full at every step
- Throughput == Performance
- Goal: Increase Occupancy!





GPU Performance Metric: Occupancy

GPU Performance Metric: Occupancy

Occupancy = (#Active Warps) /(#MaximumActive Warps) Measures how well concurrency/parallelism is utilized

GPU Performance Metric: Occupancy

Occupancy = (#Active Warps) /(#MaximumActive Warps) Measures how well concurrency/parallelism is utilized Occupancy captures:

Which resources can be dynamically shared How to reason about resource demands of a kernel Enables device-specific tuning of kernel parameters













Occupancy = (#Active Warps) /(#MaximumActive Warps)

Measure of how well max capacity is utilized



Occupancy = (#Active Warps) /(#MaximumActive Warps)

Measure of how well max capacity is utilized



What is the performance impact of varying kernel resource demands?

Occupancy = (#Active Warps) /(#MaximumActive Warps)

Measure of how well max capacity is utilized

Limits on the numerator:

Registers/thread

Shared memory/thread block

Number of scheduling slots: blocks, warps



What is the performance impact of varying kernel resource demands?

Occupancy = (#Active Warps) /(#MaximumActive Warps)

Measure of how well max capacity is utilized

Limits on the numerator:

Registers/thread

Shared memory/thread block

Number of scheduling slots: blocks, warps

Limits on the denominator:

Memory bandwidth Scheduler slots



What is the performance impact of varying kernel resource demands?

Consider Fermi: 1536 threads/SM

Consider Fermi: 1536 threads/SM

At 512 threads/block, how many blocks can execute (per SM)?

Consider Fermi: 1536 threads/SM At 512 threads/block, how many blocks can execute (per SM)?



Consider Fermi: 1536 threads/SM



At 512 threads/block, how many blocks can execute (per SM)? With 128 threads/block?

Consider Fermi: 1536 threads/SM At 512 threads/block, how many blocks can execute (per SM)? With 128 threads/block?



Consider Fermi: 1536 threads/SM

At 512 threads/block, how many blocks can execute (per SM)? With 128 threads/block?

Consider HW limit of 8 thread blocks/SM @ 128 threads/block?

3

Suppose only 1024 active threads at a time

Occupancy = 0.666 (1024/1536)
Impact of Thread Block Size

Consider Fermi: 1536 threads/SM

At 512 threads/block, how many blocks can execute (per SM)? With 128 threads/block?

Consider HW limit of 8 thread blocks/SM @ 128 threads/block?

3

Suppose only 1024 active threads at a time

Occupancy = 0.666 (1024/1536)

To maximize utilization, thread block size should balance

demand for thread blocks vs.

thread slots

Assume 10 registers/thread and a thread block size of 256

Assume 10 registers/thread and a thread block size of 256 Number of registers per SM = 16K

Assume 10 registers/thread and a thread block size of 256 Number of registers per SM = 16K

A TB requires 2560 registers → max of 6 thread blocks per SM Uses all 1536 thread slots (6 blocks * 256 threads/block) 2560 regs/block * 6 block/SM = 15,360 registers

Assume 10 registers/thread and a thread block size of 256 Number of registers per SM = 16K

A TB requires 2560 registers → max of 6 thread blocks per SM Uses all 1536 thread slots (6 blocks * 256 threads/block) 2560 regs/block * 6 block/SM = 15,360 registers What is the impact of increasing number of registers by 2?

Assume 10 registers/thread and a thread block size of 256 Number of registers per SM = 16K

A TB requires 2560 registers → max of 6 thread blocks per SM Uses all 1536 thread slots (6 blocks * 256 threads/block) 2560 regs/block * 6 block/SM = 15,360 registers
What is the impact of increasing number of registers by 2? Granularity of management is a thread block!

Assume 10 registers/thread and a thread block size of 256 Number of registers per SM = 16K

A TB requires 2560 registers → max of 6 thread blocks per SM Uses all 1536 thread slots (6 blocks * 256 threads/block) 2560 regs/block * 6 block/SM = 15,360 registers

What is the impact of increasing number of registers by 2?

Granularity of management is a thread block!

Loss of concurrency of 256 threads!

(12 regs/thread * 256 threads/block * 5 blocks/SM = 15360 registers)

Impact of Shared Memory

Shared memory is allocated per thread block

Can limit the number of thread blocks executing concurrently per SM

gridDim and blockDim parameters impact demand for

shared memory number of thread slots number of thread block slots

Pragmatic Strategy: Strike a Balance



- Navigate the tradeoffs
 - maximize core utilization and memory bandwidth utilization
 - Device-specific
- Goal: Increase occupancy until one or the other is saturated

Pragmatic Strategy: Strike a Balance



template < class T >

__host__cudaError_t cudaOccupancyMaxActiveBlocksPerMultiprocessor (int* numBlocks, T func, int blockSize, size_t dynamicSMemSize) [inline]

Returns occupancy for a device function.

Parameters

numBlocks

- Returned occupancy

func

- Kernel function for which occupancy is calulated

blockSize

- Block size the kernel is intended to be launched with

dynamicSMemSize

- Per-block dynamic shared memory usage intended, in bytes

Parallel Memory Accesses

Coalesced main memory access (16/32x faster)

HW combines multiple warp memory accesses \rightarrow single coalesced access

Bank-conflict-free shared memory access (16/32)

No alignment or contiguity requirements CC 1.3: 16 different banks per half warp or same word CC 2.x+3.0 : 32 different banks + 1-word broadcast each

Parallel Memory Architecture

In a parallel machine, many threads access memory Therefore, memory is divided into banks Essential to achieve high bandwidth

Each bank can service one address per cycle A memory can service as many simultaneous accesses as it has banks

Multiple simultaneous accesses to a bank result in a bank conflict

Conflicting accesses are serialized



Coalesced Main Memory Accesses

single coalesced access



one and two coalesced accesses*



Bank Addressing Examples



Bank Addressing Examples



Linear Addressing

Given:

__shared__ float shared[256]; float foo =

shared[baseIndex + s *
threadIdx.x];

This is only bank-conflict-free if s shares no common factors with the number of banks 16 on G80, so s must be odd





Understanding u-arch resources is critical for optimization Need to balance threads, blocks, registers Memory level parallelism is sensitive to your access patterns! Often suffices to just explore parameter space