Exploiting Transaction Level Models for Observability-aware Post-silicon Test Generation

F. Farahmandi, P. Mishra, and S. Ray

In Design, Automation & Test in Europe (DATE 2016), Dresden, Germany, March 2016, pages 1477-1480. IEEE.

© 2016 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.


Abstract

A major challenge in post-silicon debug is to generate efficient tests that activate requisite coverage goals on the target hardware while also producing results that are observable through a given on-chip design-for-debug (DfD) architecture. Unfortunately, such tests cannot be generated by analysis of RTL models, both because of design complexity and since the implementation can be buggy. In this paper, we propose an approach to address this problem by exploiting transaction-level models (TLM). Our approach involves mapping test and observability requirements between TLM and RTL, enabling TLM analysis to generate post-silicon tests. We provide case studies to demonstrate the flexibility and effectiveness of the approach.

Relevant files