RECIPE: Converting Concurrent DRAM Indexes to Persistent-Memory Indexes

Se Kwon Lee, Jayashree Mohan, Sanidhya Kashyap^{*}, Taesoo Kim, Vijay Chidambaram







Persistent Memory (PM)


- New storage class memory technology
- Performance similar to DRAM
- Non-volatile & high-capacity
 - Up-to 6TB on a single machine




Intel Optane DC Persistent Memory

Indexing on PM


- PM has high capacity and low latency
 - 6TB on a single machine → 100 billion 64-byte key-value pairs
- Indexing data on PM is crucial for efficient data access




PM Indexes need to achieve three goals simultaneously




- Cache Efficiency
 - Persistent memory is attached to the memory bus
 - 3x higher latency than DRAM → More cache-sensitive




- Concurrency
 - High concurrency is necessary for scalability on any modern multicore platform



- Crash Consistency
 - CPU cache is still volatile
 - Arbitrarily-evicted cache lines → Persistence reordering




- Crash Consistency
 - CPU cache is still volatile
 - Arbitrarily-evicted cache lines → Persistence reordering



Program order

write (log);
write (commit);

- Crash Consistency
 - CPU cache is still volatile
 - Arbitrarily-evicted cache lines → Persistence reordering




Persistence reordering

write (log); write (commit);




Reordered

- Crash Consistency
 - CPU cache is still volatile
 - Arbitrarily-evicted cache lines → Persistence reordering




- Crash Consistency
 - CPU cache is still volatile
 - Arbitrarily-evicted cache lines → Persistence reordering
 - Flush: persist writes to PM
 - Fence: ensure one write prior another to be persisted first



Consistent persistence ordering write (log) flush (log) fence () write (commit) flush (commit) fence ()


Challenge in building PM indexes

Correctness condition: return previously inserted data without data loss or corruption



Challenge in building PM indexes

Concurrency and crash consistency interact with each other, a bug in either can lead to data loss



Bug in Concurrent PM Index

- We found bugs in FAST&FAIR [FAST'18] and CCEH [FAST'19]
- FAST&FAIR: Concurrent PM-based B+Tree
 - One bug in concurrency mechanism
 - Two bugs in recovery mechanism
- CCEH: Concurrent PM-based dynamic hash table
 - One bug in concurrency mechanism
 - One bug in recovery mechanism

How can we reduce the effort involved in building concurrent, crash-consistent PM indexes?


How can we reduce the effort involved in building concurrent, crash-consistent PM indexes?

Approach: Convert concurrent DRAM indexes to PM indexes with low effort


Insight: Isolation and Crash Consistency are similar

DRAM Index

Already designed for cache efficiency and concurrency




DRAM Index



Challenge in Conversion

- Require minimal changes to DRAM index
 - Without modifying the original design principles of DRAM index



Insight for Conversion

- Similar semantics between isolation and consistency¹
- Isolation
 - Return consistent data while multiple active threads are running
- Crash consistency
 - Return consistent data even after a crash happens at any point

Insight for Conversion

Similar semantics between isolation and consistency¹

Approach: reuse mechanisms for isolation in DRAM indexes to obtain crash consistency



- Principled approach to convert DRAM indexes into PM indexes
- Case study of changing five popular DRAM indexes
- Conversion involves different data structures such as Hash Tables, B+ Trees, and Radix Trees
- Conversion required modifying <= 200 LOC
- Up-to 5.2x better performance in multi-threaded evaluation

Outline


- Overall Intuition
- Conversion Conditions
- Conversion Example: Masstree
- Assumptions & Limitations
- Evaluation

Outline


- Overall Intuition
- Conversion Conditions
- Conversion Example: Masstree
- Assumptions & Limitations
- Evaluation

- Blocking algorithms
 - Use explicit locks to prevent the conflicts of threads to shared data
- Non-blocking algorithms
 - Use well-defined invariants and ordering constraints without locks
 - Employed by most high-performance DRAM indexes


- Non-blocking algorithms
 - Readers Detect and Tolerate inconsistencies
 - E.g., Ignore duplicated keys



- Non-blocking algorithms
 - Readers Detect and Tolerate inconsistencies
 - E.g., Ignore duplicated keys
 - Writers also Detect, but Fix inconsistencies
 - E.g., Eliminate duplicated keys



- Non-blocking algorithms
 - Readers Detect and Tolerate inconsistencies
 - Writers also Detect, but Fix inconsistencies
 - Helping mechanism¹ ≈ Crash Recovery²
 - Such indexes are *inherently* crash consistent



- Ryan Berryhill et al., Robust shared objects for non-volatile main memory, OPODIS'15

Not all DRAM indexes can be converted with low effort

Exploit inherent crash recovery in the index

Provide specific conditions that must hold for a DRAM index to be converted

Provide a matching conversion actions for each condition

Outline

- Overall Intuition
- Conversion Conditions
- Conversion Example: Masstree
- Assumptions & Limitations
- Evaluation

Three Conversion Conditions


- Condition 1: Updates via Single Atomic Store
- Condition 2: Writers fix inconsistencies
- Condition 3: Writers don't fix inconsistencies
- Conditions are not exhaustive!

Three Conversion Conditions

- Condition 1: Updates via Single Atomic Store
- Condition 2: Writers fix inconsistencies
- Condition 3: Writers don't fix inconsistencies


Condition 1: Updates via Single Atomic Store

- Non-blocking readers, (Non-blocking or Blocking) writers
- Updates become visible to other threads via single atomic commit store



Condition 1: Updates via Single Atomic Store

- Updates become visible to other threads via single atomic commit store
- Conversion: Add flushes after each store and bind final atomic store using fences




Three Conversion Conditions


- Condition 1: Updates via Single Atomic Store
- Condition 2: Writers fix inconsistencies
- Condition 3: Writers don't fix inconsistencies

Condition 2: Writers fix inconsistencies


- Non-blocking readers and writers (don't hold locks)
- Readers & Writers → Detect (✓), Tolerate (✓), Fix (✓)




- Non-blocking readers and writers (don't hold locks)
- Readers & Writers → Detect (✓), Tolerate (✓), Fix (✓)




- Non-blocking readers and writers (don't hold locks)
- Readers & Writers → Detect (✓), Tolerate (✓), Fix (✓)




- Readers & Writers → Detect (✓), Tolerate (✓), Fix (✓)
 - Inherently crash recoverable




- Readers & Writers → Detect (✓), Tolerate (✓), Fix (✓)
 - Inherently crash recoverable



- Readers & Writers → Detect (✓), Tolerate (✓), Fix (✓)
 - Inherently crash recoverable




- Readers & Writers → Detect (✓), Tolerate (✓), Fix (✓)
 - Inherently crash recoverable
 - Conversion: Adding flushes and fences after each store and specific loads




Three Conversion Conditions

- Condition 1: Updates via Single Atomic Store
- Condition 2: Writers fix inconsistencies
- Condition 3: Writers don't fix inconsistencies


- Non-blocking readers, Blocking writers (hold locks)
- Readers & Writers → Detect (✓), Tolerate (✓), Fix (X)




- Non-blocking readers, Blocking writers (hold locks)
- Readers & Writers → Detect (✓), Tolerate (✓), Fix (X)



- Non-blocking readers, Blocking writers (hold locks)
- Readers & Writers → Detect (✓), Tolerate (✓), Fix (X)





- Readers & Writers → Detect (✓), Tolerate (✓), Fix (✓)
- Conversion: Add helping mechanism
 - Reuse existing algorithm handling each step





Outline


- Overall Intuition
- Conversion Conditions
- Conversion Example: Masstree
- Assumptions & Limitations
- Evaluation















- Example: B-link Tree (Masstree)
 - Add helping mechanism to resume split



Conversion Results of Five DRAM Indexes

DRAM Index	DS Type	
CLHT (Cache-Line Hash Table) [ASPLOS'15]	Hash table	
HOT (Height Optimized Trie) [SIGMOD'18]	Trie	
BwTree [ICDE'13]	B+Tree	
ART (Adaptive Radix Tree) [ICDE'13]	Radix Tree	
Masstree [Eurosys'12]	Hybrid (B+Tree & Trie)	

Conversion Results of Five DRAM Indexes

We produce the P-* family of PM indexes

DRAM Index	PM Index	Condition
CLHT	P-CLHT	#1
НОТ	P-HOT	#1
BwTree	P-BwTree	#1, #2
ART	P-ART	#1, #3
Masstree	P-Masstree	#1, #3

Outline

- Overall Intuition
- Conversion Conditions
- Conversion Example: Masstree
- Assumptions & Limitations
- Evaluation

Assumptions & Limitations

- Assume garbage collection in memory allocator
- Assume locks are volatile or re-initialized after a crash
- Provide low level of isolation: Read Uncommitted
- RECIPE applies only to individual data structures

Outline

- Overall Intuition
- Conversion Conditions
- Conversion Example: Masstree
- Assumptions & Limitations
- Evaluation

- How much effort is involved in converting indexes?
- What is the performance of converted indexes?
- Are the converted indexes crash consistent?

- How much effort is involved in converting indexes?
- What is the performance of converted indexes?
- Are the converted indexes crash consistent?

- How much effort is involved in converting indexes?
- What is the performance of converted indexes?

Modified Lines of Code

Conversion for all indexes → <= 200 LoC changes

RECIPE-converted Indexes	Lines of Code		
	Index Core	Modified	
P-CLHT	2.8K	30 (1%)	
P-HOT	2K	38 (2%)	
P-BwTree	5.2K	85 (1.6%)	
P-ART	1.5K	52 (3.4%)	
P-Masstree	2.2K	200 (9%)	

Modified Lines of Code

Conversion for all indexes → <= 200 LoC changes

Conversion for all indexes: <= 200 LoC changes

<= 9% from core code base

P-HOT	2K	38 (2%)
P-BwTree	5.2K	85 (1.6%)
P-ART	1.5K	52 (3.4%)
P-Masstree	2.2K	200 (9%)

- How much effort is involved in converting indexes?
- What is the performance of converted indexes?

Performance Evaluation

- 2-socket 96-core machine with 32MB LLC
- 768 GB Intel Optane DC PMM, 378 GB DRAM
- YCSB with 16 threads
- Ordered/Unordered indexes, Integer/String keys


Load	Workload A	Workload B	Workload C	Workload E
Insertion 100%	Insertion 50%	Insertion 5%	Point Lookup	Insertion 5%
	Point Lookup 50%	Point Lookup 95%	100%	Range Scan 95%

Ordered Index

- Support both point and range operations
- P-HOT
 - Persistent Height-Optimized Trie converted by RECIPE
- FAST & FAIR [FAST'18]
 - Hand-crafted PM-based concurrent B+Tree

Ordered Index

- P-HOT produced by RECIPE conversion
- P-HOT performs up-to 5.2x better in point operations
- Cache-efficient designs of P-HOT → Low cache misses





- Principled approach to convert concurrent DRAM indexes into PM indexes
- Case study of changing five DRAM indexes
- Evaluations with YCSB show RECIPE indexes have better performance than hand-crafted PM indexes
- Try our indexes: https://github.com/utsaslab/RECIPE





