

Virtual Memory and Address Translation

1

Review


- Program addresses are virtual addresses.
 - ➤ Relative offset of program regions can not change during program execution. E.g., heap can not move further from code.
 - ➤ Virtual addresses == physical address inconvenient.
 - Program location is compiled into the program.
- A single offset register allows the OS to place a process' virtual address space anywhere in physical memory.
 - > Virtual address space must be smaller than physical.
 - > Program is swapped out of old location and swapped into new.
- Segmentation creates external fragmentation and requires large regions of contiguous physical memory.
 - > We look to fixed sized units, memory pages, to solve the problem.






Physical Address Specifications Frame/Offset pair *v.* An absolute index


- Example: A 16-bit address space with (o_{max} =) 512 byte page frames
 - ➤ Addressing location (3, 6) = 1,542






Questions

- The offset is the same in a virtual address and a physical address.
 - ➤ A. True
 - ➤ B. False
- If your level 1 data cache is equal to or smaller than 2^{number of page offset} bits then address translation is not necessary for a data cache tag check.
 - > A. True
 - ➤ B. False








Frames and pages

- Only mapping virtual pages that are in use does what?
 - > A. Increases memory utilization.
 - > B. Increases performance for user applications.
 - > C. Allows an OS to run more programs concurrently.
 - > D. Gives the OS freedom to move virtual pages in the virtual address space.
- Address translation is
 - > A. Frequent
 - ➤ B. Infrequent
- Changing address mappings is
 - > A. Frequent
 - ➤ B. Infrequent

q










Virtual Address Translation

Performance Issues

- Problem VM reference requires 2 memory references!
 - > One access to get the page table entry
 - > One access to get the data
- Page table can be very large; a part of the page table can be on disk
 - ➤ For a machine with 64-bit addresses and 1024 byte pages, what is the size of a page table?
- What to do?
 - > Most computing problems are solved by some form of...
 - Caching
 - Indirection







The Problem of Large Address Spaces

- With large address spaces (64-bits) forward mapped page tables become cumbersome.
 - > E.g. 5 levels of tables.
- Instead of making tables proportional to size of virtual address space, make them proportional to the size of physical address space.
 - > Virtual address space is growing faster than physical.
- Use one entry for each physical page with a hash table
 - Size of translation table occupies a very small fraction of physical memory
 - > Size of translation table is independent of VM size

17


Virtual Address Translation Using Page Registers (aka Inverted Page Tables)

- Each frame is associated with a register containing
 - > Residence bit: whether or not the frame is occupied
 - > Occupier: page number of the page occupying frame
 - > Protection bits
- Page registers: an example
 - > Physical memory size: 16 MB
 - Page size: 4096 bytes
 - > Number of frames: 4096
 - Space used for page registers (assuming 8 bytes/register): 32 Kbytes
 - Percentage overhead introduced by page registers: 0.2%
 - > Size of virtual memory: irrelevant

Page Registers

How does a virtual address become a physical address?

- CPU generates virtual addresses, where is the physical page?
 - > Hash the virtual address
 - > Must deal with conflicts
- TLB caches recent translations, so page lookup can take several steps
 - > Hash the address
 - > Check the tag of the entry
 - ➤ Possibly rehash/traverse list of conflicting entries
- TLB is limited in size
 - > Difficult to make large and accessible in a single cycle.
 - ➤ They consume a lot of power (27% of on-chip for StrongARM)



Searching Inverted Page TablesUsing Hash Tables

- Page registers are placed in an array
- Page i is placed in slot f(i) where f is an agreed-upon hash function
- To lookup page i, perform the following:
 - ➤ Compute *f(i)* and use it as an index into the table of page registers
 - > Extract the corresponding page register
 - ➤ Check if the register tag contains *i*, if so, we have a hit
 - > Otherwise, we have a miss


21


Searching the Inverted Page Table Using Hash Tables (Cont'd.)

- Minor complication
 - Since the number of pages is usually larger than the number of slots in a hash table, two or more items may hash to the same location
- Two different entries that map to same location are said to collide
- Many standard techniques for dealing with collisions
 - > Use a linked list of items that hash to a particular table entry
 - Rehash index until the key is found or an empty table entry is reached (open hashing)

Questions

- Why use inverted page tables?
 - > A. Forward mapped page tables are too slow.
 - ➤ B. Forward mapped page tables don't scale to larger virtual address spaces.
 - ➤ C. Inverted pages tables have a simpler lookup algorithm, so the hardware that implements them is simpler.
 - ➤ D. Inverted page tables allow a virtual page to be anywhere in physical memory.







Virtual Memory Performance

Page fault handling analysis

- To understand the overhead of paging, compute the effective memory access time (EAT)
 - EAT = memory access time × probability of a page hit + page fault service time × probability of a page fault
- Example:
 - ➤ Memory access time: 60 ns
 - ➤ Disk access time: 25 ms
 - \triangleright Let p = the probability of a page fault
 - \rightarrow EAT = 60(1-p) + 25,000,000p
- To realize an EAT within 5% of minimum, what is the largest value of p we can tolerate?





Virtual Memory Summary

- Physical and virtual memory partitioned into equal size units
- Size of VAS unrelated to size of physical memory
- Virtual pages are mapped to physical frames
- Simple placement strategy
- There is no external fragmentation
- Key to good performance is minimizing page faults

29

Segmentation vs. Paging

- Segmentation has what advantages over paging?
 - > A. Fine-grained protection.
 - ➤ B. Easier to manage transfer of segments to/from the disk.
 - > C. Requires less hardware support
 - > D. No external fragmentation
- Paging has what advantages over segmentation?
 - ➤ A. Fine-grained protection.
 - ➤ B. Easier to manage transfer of pages to/from the disk.
 - > C. Requires less hardware support.
 - > D. No external fragmentation.

3(