Direct Addressed Caches for Reduced Power Consumption

Emmett Witchel  Sam Larsen  C. Scott Ananian  Krste Asanović
MIT Lab for Computer Science
The Domain

- We are attempting to reduce power consumed by the caches and memory system.
  - Not discs or screens.
  - 16% of processor + cache energy for StrongARM is dissipated in the data cache.

- We focus on the data cache. The instruction cache is amenable to hardware-only techniques.

- We are interested in power optimizations that are not just existing speed optimizations.

- Exploit compile time knowledge to avoid runtime work.
  - Partially evaluate a program for certain hardware resources.

- We show how software can eliminate cache tag checks which saves energy.
### The First Problem — Cache Tags

<table>
<thead>
<tr>
<th>Direct Mapped</th>
<th>Set-Associative</th>
<th>CAM-tag</th>
</tr>
</thead>
<tbody>
<tr>
<td>Each memory location has a unique home.</td>
<td>Each memory location has a small number (e.g., 4) homes.</td>
<td>Each memory location can be anywhere in a sub bank.</td>
</tr>
<tr>
<td>High miss rates which means high energy usage.</td>
<td>Moderate miss rates.</td>
<td>Lowest miss rates.</td>
</tr>
<tr>
<td>Individual accesses are low power.</td>
<td>Individual accesses are high power because of multiple tag and data reads.</td>
<td>Individual accesses are moderate power. Most of the energy is in the tag check.</td>
</tr>
</tbody>
</table>

Both set-associative and CAM-tag caches spend the majority of their energy in the tag check.
The compiler often knows when the program is accessing the same piece of memory. Don’t check the cache tags for the second access.

HW challenge — make this path low power.

SW challenge — find the opportunities for use.
  - Two compiler algorithms for two languages (C and Java).

Interface challenge — minimize ISA changes, don’t disrupt HW, don’t expose too much HW detail.
  - New flavors of memory ops are a common ISA change.

Security challenge — Protect process data from other processes.
  - Snoop on evicts, detect invalid state early in pipeline
Direct Addressed CAM Tag Cache
Virtually Indexed & Tagged

Instruction Fetch

lwlda r1 r2 offset da2

Register File

16 (Sign extended)

Offset Calculation

32

CAM Tag Stat

hit?

bank 18 tag

1 sub-bank

Data

DA registers

32

5 offset

16 (Sign extended)
Direct Addressing

Instruction Fetch

lwda r1 r2 offset da2

Register File

5 (Sext)

Offset Calculation

32

Tag

Hit?

bank 18 tag

CAM

Stat

1 sub-bank

Data

32

Software directly indexes into data RAM:

No tag checks

Register File

DA registers
Spill Code Using Direct Address Registers

Old code
- subu $sp, 64
- sw $ra, 60($sp)
- sw $fp, 56($sp)
- sw $s0, 52($sp)

Transformed code
- subu $sp, 64
- swlda $ra, 60($sp), $da0
- swda $fp, 56($sp), $da0
- swda $s0, 52($sp), $da0

One tag check per line used for spilling.

It is a simple transformation.
- Similar to load/store multiple on StrongARM
  - Ld/st multiple is a limited model – can’t handle read-modify-write.
- Hardware only schemes capture many references, but add latency.
Compiler Algorithm (C)

Find dominance relationship.
- E.g., Read of P[1] in A dominates read of P[0] in D.

Determine distance.
- P[0] is offset –4 from P[1].
- If dist == 0, done.

Determine alignment.
- Stack & static data are aligned by our backend.
- Loop unrolling to increase alignment.

Eliminate tag check in the read of P[0].

Code from gsm in mediabench

```c
int P[8];
temp = P[1];
if (temp < 0)
    temp = -temp;
if (P[0] < temp) {
```

A

B

C

D
We use SUIF, with a C backend.

Loop unrolling to increase aligned references.

Distance information from memory object offset.

Use simple, local information for aliases.

Profile information to set pre-loop break condition.

```c
for (i=0; i<N; i++) {
    A[i] = 0;
}
```

```c
for (i=0; i<N; i++) {
    if (&A[I] % line_size == 0)
        break;
    A[I] = 0;
}
```

```c
for (; i<N; i += 4) {
    A[i + 0] = 0; A[i + 1] = 0;
    A[i + 2] = 0; A[i + 3] = 0;
}
```
Results — C Implementation

**Mediabench**

- Data cache energy reduction 8.7 - 40%.
- Function entry/exit code not included — expect greater savings.
FLEX is a bytecode to native compiler developed at MIT.

We wrote a MIPS back end
- Modified GNU as to accept new memory operations.
- Modified ISA simulator to track DAR state.

Loops are unrolled.

Object type is tracked for additional opportunity.
- Allows low level optimization of access to e.g., hash code.
Results — Java Implementation

- One big advantage — function entry/exit code was transformed.
  - Calling convention modified.
- Data cache power savings 26-31%
- No profile feedback.

SPEC JVM ‘98
Results — Comparison with L0 Cache

Tag Checks Eliminated

- DARs usually tie L0 or exceed it.
- When L0 exceeds DARs, DARs help L0.

Mediabench
Fisher & Ellis used loop unrolling to reduce memory bank conflicts.
  - Barua expanded the work with Modulo Unrolling.

Burd and Kin have proposed hardware L0 caches.

Andras’ FlexCache does software way-prediction to software controlled array of tag registers.
Acknowledgements

- Mark Hampton — GNU assembler, simulator.
- Ronny Krashinsky — Energy modeling.
- Sam Larsen — SUIF compiler.
- C. Scott Ananian — Java compiler (FLEX)
- DARPA, NSF, Infineon