above (the P*s reflect the proportional service requests that an IO device must sustain for optimal throughput as shown by Buzen [B7].)

- d. Terminating condition 1: Are the corresponding P and P* within tolerance? If yes, stop. Otherwise, continue.
- e. Reload the IO devices with the files whose frequency of loading sum to the corresponding P* computed via the branch and bound approximation described earlier, also recompute the mean services times.
- f. Terminating condition 2: Are any files reassigned to different devices? If no, stop. Otherwise go to b.


The simulation model refines the value of f and the system throughput while the analytical model refines the values of the Ps.

Cooperation between the simulation and analytical models is useful in making the throughput analysis both feasible and tractible.

A more detailed description (than the above) of the iterative procedure is given in the following flowchart. The reader is cautioned not to lose his perspective.

Use initial loading strategy to assign files to the IO devices Build ASQ network destription corresponding to Figure 3-5 Iter = 0> Iter = Iter + 1 Is wer > total number of files to be assigned? No Yes Analyze the simulation model for: Error exit f, throughput of CPU, P1, P2, P3 (theorgtically impossible) Compute mean times for: CPU, 101, 102, and 103 based on current file assignments Analyze the analytical model for: P1*, P2*, P3*, and throughput of CPU Is P - P* within tolerance Yes Stop for all devices?

Start



(c)

Have any files been reassigned to different devices on this iteration?



3.3.3 An Example

An example illustrating the above procedure is now given. It should be noted that the analysis technique considers the queuing of file requests and distributes them to the IO devices to reflect the proportion that each device must sustain for optimal throughput. The importance of this optimal distribution is emphasized by noting that the relative improvement in system throughput between the first and last iterations is 23%.

Some preliminary definitions are given before describing the example. System throughput is the throughput measured at the CPU since all requests flow through it. The activity profile is given in Figure 3-2. It consists of a) 15 program files, 13 of which are reusable (i.e., if a copy is already loaded when the file is requested, then that same copy is reused without having to reload a new copy), and b) 27 data files, 1 of which is reusable. When processing of a non-reusable file finishes, that file is deallocated from executable memory. When the processing of a reusable file finishes, that file remains in executable memory until it is replaced by another file which needs its memory. If a reusable or non-reusable file is a data file, its memory is deallocated only after it is rewritten to the appropriate device with a probability of 0.1. Note that the frequencies of requesting a file are unnormalized, and the volumes vary from 254 words to

5,630,400 words.

The degree of multiprogramming (i.e., the number of jobs located anywhere in the model) is five. The hardware characteristics of the system model topology shown in Figure 3-3 are the same as those described earlier except a) the CPU has a mean execution time/instruction of 1.0 microsecond, b) the capacity of the single executable memory is large enough to prevent memory queuing of the five largest records in the activity profile but small enough to prevent the entire activity profile from being permanently loaded into executable memory, c) the capacity of any of the three IO devices is large enough to load all files, and d) five channels are available for data transfer. These characteristics imply that no memory or channel queuing occurs in Figure 3-4. Also the system is load bound due to the speed of the CPU.

The initial strategy of loading the most frequently executed files (not the most frequently loaded) on the fastest IO device without overflowing its capacity loads all of the 42 files of the activity profile on IO1 as shown in Figure 3-6. The column headings of this figure are interpreted as follows:

a) N is a sequential numbering of the files for convenience,

b) J, ID, F, R, V are the parameters of the activity profile,

c) ACTUAL REL FREQ is the normalized frequency of requesting a file, d) OBSERVED REL FREQ is the normalized frequency of observed file requests, e) OBSERVED OBJ REQ is the number of times each

24684	•
	TOTAL RECORD SIZE (R) OF CURRENTLY LOADED OBJECTS SCHEDULED FOR EXECUTIONS
OBJECTS	OHJECTS
LOADED	LOADED
TOTAL RECORD SIZE IN) OF CURRENTLY LOADED OBJECTS:	CURRENTLY
Ģ	ģ
3	(B)
SIZE	S17E
RECORD	RECOND
TOTAL	TOTAL

10000	LDG	•	v 0	•	0	ښد	0	•	> <	•	•	0	6	0 1	9 0	•	,	•	0	•	0	-	0	0 0	> <	•	• •	•	0	0	•	> c	•	• •	0	•	0 4	> <		*		4
00000006	. KT S'	•	o =	•		0	0	٥ (-	• 0	•	•	٥.	٠.	- - €	> C	•	-	6 cel	•	0	٥		 .	~ -	- c	-	-	0	٥	0	9 0	9 6	•	0	•	0 4	> <	9 1	=		2
100000	CURRENT STATUS	,	o e		0	•	0	0 (ə c	> <	•	0	0	•	•	> <	> <	, c	•		0	0	•	۰.	•	>	-		•	0	0	> c	> <	• •	0	0	•	> <	.			•
-	CURRENT		TOL	101	FEE	101	101	101	101		0	101	101	X III	X .			101	N L L L	101	101	101	FHEH	FEE	X III		I OI	1 L 1 L	101	101	101	0	101	50	101	101	101	101	5			
HEHORY CAPACITY!	COMPLTED		1257	338	-	263	241	217	Z 9.	÷	146	61.	151		;	2 ;	, ,	= -		- 69	9	200			 .	4	<u> </u>	• -	82	28	67	81	> <	>	• •	0	, (o (•	1454		3654
	OBSERVED	200	1166	900	274	248	219.	193	9/1	9/1	56	701		82	4			3 0				S*	44	31	23		0 - 3 r	, ,	2 4		52	91	o •	.	, 0	•		•	•	100		2002
	OBSERVED	שני יאני	.2286171	1151140	.0547562	0495604	.0437650	,0385691	.0351719	\$1750.00	4077750	.0207834	.0203789	.0169864	.0157874	.0139888	\$167010°	R68/210* .	TARCE IO.	1065210.	0000110	9265100	.0087930	0061950	.0083933	.0063949	9261600*	0061000	#26600°	.0051958	0966700	.0031974	00000000	000000000000000000000000000000000000000	000000000	0.0000000	.0001998	000000000	0.000000.0	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	•	1.0000000
EI IFMEM . JOI	ACTUAL	אבר הייבת	.2329677	3047476	62(650)	.0526507	.0424933	,0392784	.0382067	.0354313	2546460	0.55550	0255540	.0149099	6506910	.0137917	1147610.	. 1784510.	.0171143	5417106	4 4 C 3 C 3 C 3 C 3 C 3 C 3 C 3 C 3 C 3	.0082005	0082005	0696900	06669000	001691190	.0065231	1625000	1525000	.0041934	.0031684	.0031684	.0000466	9950000	.0000466	\$340000	9950000	1700000	. 1 700000	1 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	00000000	1.0000000
NEHORY NAME		>	3168	2117	0009	5630400	000009	135360	264000	524	24012	45000	113154	2752	3200	216090	51504	24000	1920	9476	010101	01.0	1088	384	0 7 9	H32	2112	402 6::3	2611	13332	0077	93060	240042	26032	3000	2000	482608	21102	09009	1 0 1	000000	10069480
•		x	1056	2112	900	4	33	*	~	\$22	- 100	300	2000	2752	3200	27	40	150	1920	3456	001	3 ^	1084	384	049	832	~	45.7 1	797	<u>,</u>	•		~	82	9 5	F 5.2	2005	542	1000		35626	3262£
		1	5	9000		9 4	90	4	-	2900	- 4	ה ה	2	2400	2900	23	10	0	3100	0000	00/8	ວ -	1000	1000	909	1000	*	900	1800	- -	•	•	^	2	200	2 0	0001	20	100		34031	34031
	2	L .	•	~	•	0001	• •	06430		.7600	.7500		00074	3200	m		.2.60	.2680			v .	0081.	۹ ۳	1500	_	-	0 * 1	.1400	0071	0000	0 0	0640	.0010	.0010	0000		0100	1000	1000		TOTALS:	TOTALSE
1 OGICAL MEMORYS		2	0	œ. i	5 6	ž c		. 0	٥	₹	٥	۵ د	=	æ.	P.	٥	a.	٥	G.	<u>a</u> (، د	٥	9 6	2	ď	ä	٥	ã	Ĩ,	٥ د	o c	0	٥	٥	۔ ۵،	3 6	2 0	۵.	٥			ACCUMLATVE
3		7	*		20 A	a K	200	56	1	'n	5	<u>.</u>	- ~		•	23	4	9.	4	n ;	<u>.</u>	2	2 0	. 61	2	=	32	6 0	2	* 6	<u></u>	4	9	28	e c	2 6	7 4	35	38			ACCOM
-	3	z		~	n .	tu	n <	^	•	•	0.	f	25	7 7	2	9.	_	6	61	20	2	22.	ì	5 5	\$	27	5.8	67	20	. ?	ני	, u	35	36	2	2 6	7 4	, <u>-</u>	4	!		•
4	•																												2													

Initial File Assignment to IO1 of Example
Figure 3-6

III. OBJECT STATISTICS

file is requested (OBJect in a transaction oriented system),

f) COMPLTED LOAD REQ is the number of times a record of the file is loaded, and g) CURRENT LOCTN and CURRENT STATUS indicate the current state of the file. Values of the appropriate columns correspond to the subsequent simulation model run. The mean service time for the CPU and IO devices are computed on each iteration for use in the analytical model. Also 'terminating condition 1' can be ignored since the tolerance is set to 0.0.

Each iteration in the analysis technique of the hybrid model is summarized as follows:

	•			٠,
Iteration:	1	2	3	4
Simulation Model Results	3	•		
CPU Throughput:	209.	219.	257.	257.
f: P1: P2:	.33 1.00 0.00	.33 .93 .06	.33 .77 .20	.32 .80 .18
P3:	0.00	.01	.03	.02
Analytical Model Result	S		1000	_
CPU Throughput:	243.	271.	267.	270.
P1*:	.92	.76	.80	.81 .17
P2*:	• 06	.20	.17	.02
P3*:	.02	.04	* .03	.02

The procedure terminates on iteration 4 because no new file assignment is made. The terminating file assignment is shown in Figures 3-7a, 3-7b, and 3-7c. A plot of the CPU throughput for each iteration is shown in Figure 3-8. For each iteration, the top line represents the steady-state CPU throughput obtained from the analytical model. The lower line represents the CPU throughput of the simulation model as it approaches steady-state since it is a function of the number of jobs processed.

	ונאנ	LOGICAL MEMONTS												
3	7	٤	t s.	p er	œ	>	ACTUAL REL FRED	OBSERVED REL FREG	OBSERVED OBJ REG	COMPLTED LOAD REG	CURRENT	CURRENT XEG LDD	- 22	A 200
: :	•			ř	4901	8916	779677	.2286171	1144	1246	101	0	0 0	~ <
e= (4	۰.	0000	7 4		516800	0561628	.0651479	326	352	101	> <	> <	> <
•	D 1	> 6	0000	4	94	5630400	.0526507	.0515588	258	285	5	> <	•	•
ŋ .	C	ə <	0010	2		600000	.0424933	.0411671	506	526	10:		•	•
e u	, ,	ء د	0774	7	7	135360	.0392764	. 0405675	203	122		• <	, c	• •
n ,	2 2	> c	0000	-	~	264000	.03820£7	.0405675	203	177	101	> <	۰-	•
•	- 4	s a	004	2000	254	754	.0354111	.0341727	171		E -	• •		0
۰ «	2	_	7500	~	~	. 54012	.0349452	.0379696	o :	107			•	•
9 0	; =	, ,	0.764	è	٠	\$2006	0255240	.0235811	£ .	651		• •	0	0
•	. 4	o 0	0950	2	79	21504	.0137917	.0135891		D ~	31.0	• •	-	•
2		8	1500	1000	364	384	.0069890	016/500*	* -	• -	N. L.	0		•
: :	. «	ğ	0071	900	254	524	0065431	0561900	<u>,</u>	• =	101	0	0	•
	39	.0	00000	20	99	20064	2270000	0000000	- 0	. 0	101	0	•	•
*	36	٥	0100.	100	203	00000	0040000			•	101	0	6	•
5	22	80	0100	20	462	794	9950000			•	101	0	0	•
2	42	a.	0100	1000	200	482608	000000	00000000			101	0	0	_
-	35	٥	.0001	20	542	20112	***************************************		• <		101	0	0	_
	38	0	.0001	100	1000	09009	.000000.	00000000	> 1		:	•		i
	}			16.34	0007	7930486	5925394	. 5871303	2938	1762		٥	~	•
							•	4	9	1000		•	m	•
	ACCO	ACCUMLATVE TOTALS	TOTALSI	6537	4939	1930486	.5925394	.5871303	86.62		•	•	1	
2	TOTAL R	RECORD SIZE	8	OF CURRE	CURRENTLY LO	CURRENTLY LOADED OBJECTS!	TS1	LOADED OBJECTS:	3	892				

Terminating File Assignment to IO1 of Example
Figure 3-7a


LOGICAL MEMORY!	MEHOR	VI (1.	5		HEHORY NAMES	MEI (FMEM .102	• 102	1	MEMONY CAPACITYS	S	705000A4 #00000T	>	
3	. 01		æc		>	ACTUAL REL FRED	OBSERVED REL FREG	OBSERVED OBJ REO	COMPLTED LOAD REG	CURRENT	CURRE	CURRENT STATUS Xeg log log	LOG
		4	ď	. 00	126,000	4090924	.0251799	126	135	102	٥	٥	۰
7.0	>	0000	2	100	11154	0220240	.0243805	122	139	102	0	0	0
	.	2040	2		216000	10137917	.0155875	78	92	102	•	•	0
		2640	-	150	24000	.0124871	.0117906	59	63	201	0	0	•
		2220	940	1700	167040	.0106233	.0113909	57	63	102	0	0	
		000			68360	.0003848	.0095923	69.7	53	102	0	0	0
	ه د	1760) 	3	3.40	.0082005	. 6065700	38	36	102	0	0	0
7		1760	1800	1088	1088	. 00 U2 005	9761900	3,5		· · ·	0	-	0
			9	044	079	0696900	8667700	36		X W X	0	-	۰.
		0051		9.12 5.18	H32	0664840	.00085931	43		Z U Z Z	0		0
		000	9	3	2112	.0065231	.0075939	38	42	102	0	0	0
		000	1.00	1707	1742	.0065231	196100	37.	-	FHER	0		0
				4	2511111	64,02,700	.0045403	63	92	102	0	٥.	٥
		0101.	7	•	1000	71.61700	2566500	30	32	102	•	•	•
		9020	-	• !					;		:	1	i
		TOTALSE	7063	8504	1756020	.1466299	11542766	112	189		0	4	-
ACCL	MLATVE	ACCUMLATVE TOTALS!	13600	13443	9059896 .	.7391667.	.7414069	3710	3652		•	~	•
			•			٠			ı				
TOTAL R	RECORD SIZE RECORD SIZE	\$12E (R) \$12E (R)	OF CURR	CURRENTLY LOADED CURRENTLY LOADED	CURRENTLY LOADED OBJECTS CURRENTLY LOADED OBJECTS	STS SCHEDULE	OBJECTS: SCHEDULED FOR EXECUTION:	ION	4352 0				

Terminating File Assignment to IO2 of Example

Figure 3-7b

LOGICAL MEMORYS	HEMORY	**	ĉ		MEHORY NAME!	HEI (FMEM +103	103)	3	HEHORY CAPACITYS . 1		100000 990000001	00066	000
	5	ts.		. e	>	ACTUAL REL FREG	OBSERVED REL FRED	OBSERVED OBJ REG	COMPLTED LOAD REO	CURRENT	CURREI XEO	LURRENT STATUS	LOG
-	a	3.1000		2112	. 2112	144400	.1416867	109		FMEH	6		•
7	. 0	1,2000	3000	0009	0009	.0559123	.0521583	261	-	FREE	0	 0 .	o (
7	, a	0000		2752	2752	6606410"		79	_	E E	0		0 1
**	. 3	3200		3200	3200	6606710°		92		T. E.	0	~ ;	0 4
2.5	2 0	7500		1920	1920	.0121143		2		FIEE	0		0
	. 0	2400		45.5	9576	.0121143	.0131894	99	-	FMER	0		0
	; c	200		-	0077	.0031684	17651.00.	9.	2	103	0	0	6
1	o c	0 4 4 6	•		93060	.0031684		15	1.1	103	•	0	0
1	. c	0100	. 10	_	240042	.0000466	0,0000000	•	0	103	0	0	•
7			20,0	26	26032	00000466	00000000	•	•	103	•	9	0
4	.		1				*******	:			:		9
		TOTALSE	20431		362974	.2600307	.2585931	1294	4.		0	•	0
ACCU	ACCUMLATVE TOTALS	TOTALSE	34031	32922	10069480	1.0000000	1.0000000	7005	3696	· · · · · ·	•	2 .	•
TOTAL R	TOTAL RECORD SIZE.	12E (R) 12E (R)	or CURI	CURRENTLY L	CURRENTLY LOADED OBJECTS! CURRENTLY LOADED OBJECTS	TS SCHEDUL	LOADED OBJECTS: LOADED OBJECTS SCHEDULED FOR EXECUTION!	10N I	07768	·			

Terminating File Assignment to IO3 of Example
Figure 3-7c



Improvement in System Throughput of Example
Figure 3-8

3.4 Static File Assignment

Static file assignment is file assignment for a given arrival period since it assumes the use of a static activity profile (i.e., the workload is known and fixed throughout this period). The hybrid model of the analysis technique is used in experiments to isolate the cause/effect relationship of the load factors, the degree of multiprogramming, and the hardware characteristics upon optimal static file assignment. The memory management strategies are proposed for obtaining (near) optimal static file assignment using the important rate determining factors.

3.4.1 Simulation Model Verification

3.4.1.1 One Executable Memory

Before the hybrid model is used for obtaining optimal static file assignment, the simulation model of Figure 3-4 (corresponding to the system model of Figure 3-3) must be verified. A first step in verification is to make the simulation model assume conditions such that the resulting model can be . analyzed analytically. The necessary conditions are: 1) sufficient executable memory to avoid memory queuing, 2) sufficient channels to avoid channel queuing, 3) known branching probabilities to the associated IO devices, and 4) known exponential service distributions for all servers (i.e., IO1, IO2, IO3, and CPU). The first two conditions are satisfied by setting the capacity of the executable memory large enough so that memory queuing cannot occur, and by setting the number of channels in the model equal to the degree of multiprogramming. The third condition is satisfied by generating three sets of non-reusable files (here, 50 files per set) and by assigning each set to an IO device after equally setting the request frequency parameter of each file to the known branching probability to that IO device divided by the number of files in the set. The fourth condition is satisfied by dividing the ordinate of the cumulative distribution of the exponential distribution (known for each server) into equally spaced points (one point per file which is assigned to that server), and then using the corresponding value of the abscissa as the service time parameter. Of course, the appropriate parameter (i.e., instructions executed/ request, or words loaded/request) is selected depending on whether the server is the CPU or an IO device. It should be noted that this method of discretely sampling a continuous distribution slightly skews the sample points toward shorter service times since the asymptote of the function is truncated. Because of this, the throughput of each server in the simulation model is slightly larger than the corresponding throughput in the analytical model. A better measure for comparison is server utilization since it is computed independently of throughput in the simulation model. Also due to transient fluctuations before steady state is reached in the simulation model, a closer comparison is expected for higher utilized servers.

Model for a wide range of branching probabilities (for 3 above) and mean service times (for 4, above), the 'worst' case and the 'best' case (with respect to CPU utilization) parameters can given in Figure 3-9. Three observations should be made from these parameters: 1) the mean service times of the simulation model are all slightly larger than their analytical model counterparts, 2) the coefficient of variation of all simulation model servers are approximately one, and 3) the worst case model is IO bound and the best case model is CPU bound. Additional verification

	Yor	Worst Case		Best	Best Case	
Degree of Multiprogramming		· .			.	
	Analytical Model	St	Simulation Model	Analytical Model	Simulation Model	
Branching Probabilities						
rot roz	* * * * * * * * * * * * * * * * * * *		0,4060	000	0.1951 0.3983	
103	0.2	•	0.1932	†* 0	0001	
Mean Service Times	•				•	•
CPU	0.0417		0.0386	1.0000	0,9418	
101	0.3333		0,3132	0.3333	0.3163	
103	0.2500	•	0,6616			
Standard Deviation of Kean Service Times	÷					
180	0,0417		0,0363	1.0000	0.8725	
IOI	0.5000		0.44.5 0.282.0	0.3333	0.2917	
102 103	0.2500		0,2068	0.2500	0.2175	
Relative Error in				ž	ğ	
CPU Utilization		3.25%		•		

Simulation Model Verification Results

Figure 3-9

and 3-11, respectively. The rows of Figures 3-10a and 3-11a are labelled as mean ThroughPUT, mean UTILization, mean Queue LENgth, and mean WAITing time. They contain pairs of values, the top value being generated by the simulation model and the bottom by the corresponding analytical model (obtained by using ASQ [K1]). The columns represent different degrees of multiprogramming. Figures 3-10b and 3-11b represent the service time distributions that the simulation model generated for each server in the worst and best cases. Note the similarity between these distributions and their corresponding exponential distribution.


The second step in verification of the simulation model is to examine the channel queue in more detail. Since current analytical models cannot produce exact results for comparison, other simulation models must be used. Since simulation model results are compared to simulation model results, only gross differences imply potential modeling errors.

Channel utilizations are compared in Figure 3-12 using the worst case parameters of Figure 3-9. Remember that the number of channels is set equal to the degree of multiprogramming to avoid channel queuing. Each column pair, representing a fixed degree of multiprogramming, contains a left component whose values for channel utilizations generated by the simulation model of Figure 3-4 and a right component whose values are generated by an

		gas	œ	M	4	พ	•		€	•	0
CPU	TPUT	2.530	3.5030	4.4000	4.8370	4.8586	5.0675	5.1770	5.2576	5.1666	5.0993
CPU	שונר.	. 6550	.1476	1709	1834	1878	1961.	.2024	.2041	.2040	.2034
٠.	OLFN	. 107. 0800.	.1573	.1946	.2726	.2192	.2310	.2523	. 25475	.2450	.2601
	HAIT.	.0413	7640.	.0450	.0453	0509	.0461	.0483	.0476	.0479	.0524
101	UTIL	.4668	\$201° \$7036	A322 A226	.9069	.9438	9569	.9730	.9812	.9866	99681
	OLEN .	.4568	1.0464	1.6730	2.122	3,2547	3,9670	4.7370	5.6849	6.5676	7.7971
	WA1.T	45.54	.7677.	1.6150	1.2365	1.6511	1.0704	2,3153	2.7473	3,2261	3.9047
201	UTIL	.3210	1797.	.5580	.55542	.6100	6331	.6477	.6432	65859.	.6451
	פרני	,3210 7EIC.	6136	.8450	1.1069	1.2637	1,4765	1.7104	1.6945	1.8714	1.6469
ē	TIVA	.3325	\$121° \$4379	.5005	.5874	.6524	.7334	.8250 .8255	.8214	.9012	.9268
103	UIL	.1149	.1716	.2004.	.2149	.2329	.2227	.2450	.2634 .2453	.2469	.2485
•	OLFN	9711.	.1694 .195A	.2325 .2459	.2452 .2776	.2624	,2815	.3162	.3234	.3268	.3290
	WAIT	2252	.2662	.2750	.3115	.3194	.2843	.3275	.3396	.3309	.3317

Worst Case Verification Results

Figure 3-10a




Worst Case Service Time
Figure 3-10b

		· cons	æ	en	4	m	•	.	0		2	
O di	TPUT	.7796	1.0037	1.0534	1.0855	1.0673	3.0000	1.0000	1.0000	1.0045	1.0343	
CPU	U11.	.7511	7475	\$665.	. 9935	6060.	1,0000	1.0000	1,0000	1.0000	1.0000	
	מר צא	.,7511	1.5573	2,6392	3.6266	4.6328	5,6331	6.6319	7.6210	8,6268	9.6305	
	E	1.0000	1.7500	2.5063	3.338A	4.3382	5.2326	6.3760	7.1680	8.2506	9.3040	
15	041£	. 6733	.0933	066u*	9660.	.100,0	.1000	.1000	.1000.	.1000	.1000	
	OLEN	.0733	.1019	.1001.	.11054	.0986	1025	.1079	1212	11101	1111.	
	TIVA	484. 6000%	50.00 20.00 20.00	.5149 .5599	***** *****	4842	4874 \$555	.5223	.5556	5556	.5169 .5556	
102	UTIL	0001.	.1291	1327	1350	.1384	1358	.1304	.1323	1334	1354	
	OLFN	. 1000	.1410.	.1483	.1562	.1580	. 1519 . 1518	.1538	.1538	1521	.1512	
•	FIFE	.3333	3534	.3796	.3609	.3717	.3630	.3627	,366 6 ,384 6	. 3737	.3779	_
103	U11.	.0767	1760.	. 0090	.1000	.1005	.1000	.1028	.1000	.1003	.0981	
	OLFN	.0757	. io12	1063	.11:8	.1106	.1105	.1133	.1111		.1076	
	WAIT	.2500	.2557	.2755	.2664	. 2611	2778	.2755	.2612 .2778	.2567 .2778	.2655 .2778	
		_										

Best Case Verification Results

Figure 3-11a



Best Case Service Time Distributions
Figure 3-11b

0826.	.9560	0676	. 94.80	0616.	000000	0000.0	0000.0	0000.0	000000		.9790	.9780	. 9760	.9750	.9730	.9720	.9710	.9700	. 9450	.9450	
.9592	9589	.9537	.9562	.9528	000000	000000	0000*0	000000	000000		.9787	.9761	.9781	.977	\$175	0746	5716.	.9725	1716	.9712	
.9550	.9510	0776	02%6*	000000	000000	0000000	000000	0.0000	00000		.9760	.9730	.9720	.9700	0696*	. 9700	0796.	0696	. 9630	000000	
.9476	.9483	05%6*	.9433	000000	000000	000000	000000	0.0000	0000000		5746	.9734	7679.	.9737	.9732	.9712	.9714	0746	8696.	000000	
.5410	.9340	.9260	000000	0.000.0	0000000	000000.	000000	0,000.0	0000*0		.9720	,9740,	.9750	.9710	0696*	.9670	.9670	. 9630 .	0.000.0	000000	•
\$750.	.9351	.9131	000000	0.000	0000.0	000000	0.00.0	0.000.0	000000	•	.9709	. 4272,	.9717	R446.	.9674	40,00	. 9565	* 9668	000000	0.0000	
.9240	0216*	0000.0	0.000.0	0.000	000000	0.00.0	00000*0	0.00.0	0.000.0		.9n70	0946	0440	.9450	0445	.9560	0656	0.0000	0.00.0	0.000.0	
.4235	9195	0000.0	00000	000000	0.000	0.0000	0.0030	0.0000	0.0000		0440	. 1246.	. 94 3H	. 945A	,0431	9429	9636	0090.0	. 3000 .0	0000000	
. 60.6.	000000	0.00.0	0000.0	000000	1,000	0.000	0.1300	0.000	000000		. 4146.3		ulyn.	0175.	.9570	0676.	00000	0.0100	0000° u	0.000	
. 4404	000000	0.00.0	0.000	0.00.0	0.00.00	0.0196	0.000.0	0.00.0	0.0000	•	4750.	45×0°	6440	0×549.	64778	. \$408	0.0000	0000.0	0000.0	00000	

Verification Results using Multiple Channels
Figure 3-12

equivalent simulation model using the ASPOL language [C8]. Note that the top values in each column agree more closely than the bottom values since both simulation models allocate the channels on a top to bottom basis.

When the simulation models are modified so that only one channel is available for allocation (permitting channel queuing to occur) but otherwise using the same worst case parameters, the values for server utilizations are compared in Figure 3-13. The rows contain pairs of utilization values, the top value being generated by the simulation model of Figure 3-4 and the bottom by an equivalent ASPOL simulation model. Note that no gross differences occur.

The final step in verifying the simulation model is to force memory queuing and to compare the utilization of the servers. By setting the record size parameter (words loaded/request) of all files to be the same and then by setting the capacity of the executable memory large enough so that only one record at a time can be loaded, memory queuing is guaranteed. Figure 3-14 compares the utilization of the servers of equivalent simulation models for various degrees of multiprogramming. (The top value of each row is generated by the simulation model of Figure 3-4.) Note that only one channel is necessary because only one job at a time can flow past the memory queue. Also no gross differences are present.

3.4.1.2 Two Executable Memories

When two executable memories are used, more accurate

<i>#</i> 3	A)	'n	4	រហ	•	~	•	•	2
.0972	0.000	0.0000	.1074	0.0000	0000	.1068	000000	0000	.1081
4716	00000	0.000.0	.5249	90000	0000.0	,5321 ,519	0000-0	0.000	.507
.307	0000.0	000000	3492	000000	000000	3477	000000	0.000	.365
1152	0000.0	0.0000	1258	000000	0000*6	1202	0.000.0	0.000	.1343
.9028	0.000	000000	1.000	0000.0	000000	1.0000	00000	000000	1.0000

CHL .

Verification Results using

a Single Channel

Figure 3-13

	.2820	.2830.	.286ì	.1488	.7180	
	00000	000000	0000*0	000000	000000	
Ð	0000.0	000000	0.000	00000	00000	
•	.2779	,2918. ,282	280	1411	7221	
•	000000	0000.0	000000	000000	000000	
r	000000	0000.0	0.000	000000	0.0000	
4	2773	.2914	2891	.781	.7227	•
	00000	000000	0.000	0.000	000000	
•	.0000*0	00000	0000	0000	0.0000	
			284	283	1175	90.

Verification Results

for Memory Queuing

Figure 3-14

103 CHL results can be obtained from the analytical model if the concept of 'different classes of customers' [B2] or (equivalently 'job typing' [C2] is used. This enables files to be typed according to the executable memory to which they are assigned. typing information is used to generate more accurate CPU throughput since it takes advantage of the fact that files which are processed in the fast executable meory (classified as type 1 files) have a shorter mean service time than if they are processed in the slower executable memory (classified as type 2 files). Chandy et. al. [C3] have extended Buzen's computational techniques for solving analytical models when the model satisfies local balance conditions [C1]. These techniques are used since the analytical model satisfies local balance when the CPU service discipline is changed to processor sharing (PS). Refer to [B2]. It should be noted that the 'changed' model closely approximates real world conditions when the CPU discipline is PS and all IO device disciplines are FCFS. The number of jobs of each type is approximated by the integer part of the expected value for the number of files being simultaneously processed in each executable memory.

The CPU service discipline of the simulation model is also changed to PS necessitating reverification of server correctness. (PS is a commonly used queuing discipline of simulation models requiring that the queue entries be ordered on their

remaining processing time. The bookkeeping overhead for maintaining this discipline is greater than first-come-first-serve but considerably less than round-robin.) If only one executable memory is used (requiring only one job type) and the above necessary conditions are satisfied to make the simulation model analyzable analytically, the simulation model is verified against the corresponding analytical model using ASQ. After comparison is made for a wide range of branching probabilities (for necessary condition 3, above) and mean service times (for 4, above), the 'worst' and 'best' case (with respect to CPU utilization) parameters are given in Figure 3-15. Detailed verification results are given in Figures 3-16 and 3-17 for the worst and best cases, respectively. It should be noted that the PS discipline gives closer results under low CPU utilization (IO bound) or high CPU utilization (CPU bound). This is related to the number of jobs 'shared', either few or many.

By logically viewing the single executable memory of

Figure 3-3 as containing several physical memories, each having
a different access time and capacity, the 'PS' simulation model
is easily used in experiments with more than one executable
memory level. To further clarify this abstration, the resource
management algorithm of the memory combination is as follows: when
executable memory is requested and is available, it is allocated
from the fastest memory; otherwise, the request must wait for

•	Worst	Worst Case	Best Case	9 28	
Degree of Multiprogramming					•
	Analytical Model	Simulation Model	Analytical Model	Simulation Model	
Branching Probabilities					
101 102 103	4°00	0.3954 0.2023 0.4023	7°0 0°0	0,4064 0,4004 0,1932	•
Mean Sorvice Tines					
GPU 101 102 103	0.2000 0.5000 0.333 0.2500	0.1921 0.4753 0.3132 0.2459	0.333 0.333 0.333 0.333	0,3117 0,3189 0,3132 0,2951	•
Standard Deviation of Mean Service Times					
CPU 101 102 103	0,2000 0,5000 0,3333 0,2500	0,1768 0,4312 0,2853 0,2296	0.3333 0.3333 0.3333 0.3333	0.2898 0.3033 0.2830 0.2757	
Relative Error in CPU Utilization	\$	5.84%	1.67%	**************************************	

Simulation Model Verification Results
using PS CPU Discipline
Figure 3-15

		,==0	R4	e	•	ស	•	Po	•	•	2
S	Tug	1.9387	2.5043	3.5088	4.1098 3.6760	3.9290	4.5793	4.8390	4.9360	4.7463	4.8186
3		9835	.548A .5455	. A784 .6412	.7541	. A 359	. 8490 46214	8953	.9070 .A672	.9067 .8826	. 6297
	OLFN .	.3535	,7289	1.1294	1.5007	1.8623 7.0250	2.2695	2.9566	3.2369	3.9100	3.9916
	WAIT	.1960	.2534 .270p	3476	.3666 .4298	.4325	.4964	.6367	.7911	.8861	. 9821
101	UTIL	.3506	.5456 .5455	.4825	.7550	.4375	.8657 .8214	.8475	.9014	.4072	.9432
	OLFN	.3529	.7380	1.1659	1.5466	7.2242 7.0240	2.6918	2.87.0	3.5502	3.9100	4.8205 4.3540
	WAIT	4884 48000	.6424	. A234 . 8690	1.0750	1.2731	1.4622	1.5643	1.8695	2.2150	2.5576
102	UTIL	11151	.1799	.2195	.2435	.2457	.2645	.2954	.2891	3011	.3133
٠.	OLFN	1151	.1994	.2652	.3102	.3169	.34A1	.3909	.4774	.4055	.4241
•	WAIT	.3333	,3557	.3750	.3929	.3859	.34R2	.4198	.4621	.4311	.4232
103	uTTL	.1808	.2725	.3431	.3745	.3929	.4289	.4611	.4429	.4557	.4571
•	OLFN	.1808	.3229	4445	.5436 .5284	.6005	.6506	.7686	.7355	.7633	7637
	AVIA.	,2493 ,2500	.2941	.3302	.3592	.3502	.3872 .4001	.4141	.3895	.4014 .4345	.4418

Worst Case Verification Results
using PS CPU Discipline
Figure 3-16

		4000	æ		•	••	œ			•	:
n do	1501	1.5588	2.3898	2,8402	3.1064	3.1624	3.2153	2,9800	3.1899	3.1373	2.9980
C PC	UTIL	.5000	.7522	.8408	.9370	.9858	.9951	.9974	.9997	9866.	\$000°
	OLEN	.5000	1.1156	1.8535	2.6792	3,5723	4.5473	5.5215	6.5087	7.4910	8.5236 8.4210
•	TIT	.3270	.5600	.7065	.8633	1.1299	1,4114	1.7732	2.1520	2,3861	2.8090
101	UTIL	1930	.3052	.3579	.3462	.3878	.3943	3973	.3988	.3995	.3998
	OLFE	.1980	.3544	1277.	.5577	1209.	.6140.	.5849	.6573	.6434	.6644
	# 1 K M	.3234	3824	4250	.4479	.5175	***820 \$340	.4808 .5439	.5494	.5240	.5370
102	UTIL	2004	.2995	.3602	.3416	.3966	.4017	. 3973	.3962	2005.	9866.
	OLEN	.2000	.3573	.4741	.5525	.5891	.6317	.6599	6573	9259° 9299°	.6222 .6644
•	4417	.3333	.3836	.4169	.4510	.5175	0.483	.5329	.5494	9255°	.5540
103	UTIL	.1000	.1481	.1724	.1841	.1939	. 1971	1973	.2132	1991.	\$ 5010 1999
•	OLFN.	.1000	.1615	.1973	.2255	.2376	,2240 ,2440	.2471	.2487	.2430	2497
•	HAIT	,3230	.3495	.3881	.3591	.3571	,3672 ,4125	.3731	4142	.3912	.3774

Best Case Verification Results
using PS CPU Discipline
Figure 3-17

memory to become available. (This allows the more frequently executed files to be assigned to the faster executable memory levels.) In the experiments which follow, no more than two levels are used. This algorithm greatly simplifies simulation model construction and verification for more than one executable memory.

Verification results for the simulation model which allows two executable memories with the same access time are identical to those of the previous figures when the following parameter changes are made (for condition 1, above): the capacity of the first executable memory is set to zero, the capacity of the second executable meory is set large enough to avoid memory queuing, and all other parameters remain unchanged. The distinguishing feature is that more real time is now required to execute the simulation model. Additional tests reveal the same results when the capacity of the first executable memory is small enough so that the second executable memory must also be used to avoid memory queuing (all other parameters being the same). This indicates that the resource management algorithm for the executable memories is functioning as expected.

3.4.2 Strategies

It is of interest to evaluate the effectiveness of initial file assignment strategies. Step 'a' of the iterative procedure of the analysis technique (i.e., initially load the IO device according to some loading strategy) provides the mechanism by which different initial loading strategies (file assignments) may be evaluated. The use of 'good' strategies for this step produces closer first approximations to optimal file assignment. When weighted by the computation cost of the strategy, the 'goodness' of the initial memory management strategy can be determined.

The following initial strategies are evaluated by the above method:

- (1) Load the most frequently executed files on the fastest devices using device capacity as the only loading constraint.
- (2) Load the most frequently executed files on the fastest devices using device capacity and semioptimal branching probabilities (defined below) as the loading constraints.
- (3) Load the most frequently executed files after frequency normalization (i.e., request frequency divided by volume) on the fastest device using device capacity as the only loading constraint.

- (4) Load the most frequently executed files after frequency normalization on the fastest devices using device capacity and semi-optimal branching probabilities as the loading constraints.
- (5) Load the most frequently executed files on the slowest devices using device capacity as the only loading constraint.

The semi-optimal branching probabilities are computed via the analytical model (as described in section 3.3.2.2) when the mean IO device service time is generated by using the mean record size of all files and the device characteristics (i.e., mean size * transfer time + latency time). Strategy (5) is a worst case strategy for comparison purposes. It should be noted that in the experiments which follow the latency time of the IO devices is the dominating factor in calculating the semi-optimal branching probabilities of the initial loading strategy since the record size parameter of all files is relatively small (resulting in a small transfer time). Consequently, little difference is noticed here if the branching probabilities are calculated using latency time alone.

3.4.3 Experiments

The experiments for evaluating static file assignment strategies use the following values for the domain variables of the hybrid model. The load factors (i.e., job characteristics, workloads) are the same as those described earlier in the definitions section. The degree of multiprogramming for the model is seven; this value appears to be realistic in the sense that higher degrees of multiprogramming have little effect on system throughput (using these job and hardware characteristics). The distinguishing feature of the experiments is the difference in only one hardware characteristic: the capacity of the executable memories. The first experiment uses only one executable memory level of 32K words capacity and the second experiment uses two executable memory levels, a fast memory of 16K words capacity and a slower memory of 16K words capacity. Otherwise, the hardware characteristics are the same as those mentioned earlier.

3.4.4 Results

To lend additional credibility to the hybrid model by showing that it is functioning as expected, the optimal throughputs for the different cases are given:

	1 MEM	2 MEM
RL	140.	119.
RE .	139.	115.
RP	140.	118.
NL	96.9	94.2
NE	121.	114.
NP	138.	117.

The reader should note the following: 1) all cases in which the files are usable (R*) are CPU bound yielding a throughput similar to the NP case (e.g., when the CPU is the throughput bottleneck, whether or not the files are reusable makes little difference), 2) the throughput of the NL case of both executable memory configurations are similar since executable memory access time is not the throughput bottleneck, and 3) additional executable memory is helpful only the CPU bound cases.

A summary of the system throughput for the various initial loading strategies and cases are now given. The values are the CPU throughputs corresponding to the first file assignment iteration. Note that the summary consists of the cases in which all files are non-reusable because all reusable file cases are almost identical to the NP case.


Strategy

.		1	2	3	4	5
	1 MEM	82.3	84.1	87.3	92.6	75.8
NL,	2 MEM	82.0	83.5	85.2	88.7	75.6
	1 MEM	109.	110.	113.	116.	105.
NE,	2 MEM	103.	100.	107.	110.	101.
	1 MEM	136.	135.	138.	137.	136.
NP,	2 MEM	116.	115.	117.	117.	118.

The following observations from these results should be made: 1) when the system is CPU bound (case NP), there is almost no difference from the worst file assignment strategy (136. for one executable memory and 118. for two executable memories). Generalizing these results, when the system is CPU bound (regardless of job characteristics or IO device configuration), it makes little difference as to the assignment of files on the IO devices, 2) when the system is balanced (case NE), there

is a 12% difference between the worst file assignment strategy and the optimal throughput (values of 100 and 114, respectively). Since there is a 3% difference between the best file assignment strategy and the optimal throughput (values of 110 and 114, respectively), the actual improvement is 9%. With only a marginal improvement in throughput, the cost of producing the file assignment must be considered, 3) when the system is load bound (case NL), the greatest improvement in throughput can be observed. A 22% difference between the worst file assignment strategy and optimal throughput (values of 75.8 and 96.9, respectively) and a 5% difference between the best file assignment strategy (values of 92.6 and 96.9, respectively) results in a 17% improvement. (Note that the best file assignment strategy, the one which considers both the capacity and branching probability constraints, is near optimal.) This case of maximum improvement due to file assignment is discussed in more detail later, and 4) for a given strategy, the throughput difference between one executable memory and two executable memories for case NL is small because the second executable memory is rarely used, but the difference for case NP is greater because the second executable memory is relatively heavily used. Again, additional executable memory is helpful only in the CPU bound case.

Figure 3-18 gives the throughput results of the load bound case. For each strategy, throughput is a function of the number of iterations until convergence to optimal throughput is



Throughput Convergence of Different

Loading Strategies for the Load Bound Case

Figure 3-18

achieved. As has been noted earlier, strategy 5 (i.e., loading the most frequently executed files on the slowest devices using device capacity as the only loading constraint) is a worst case strategy given here for comparison purposes. The remaining four strategies represent those which conceivably might be used. The significant factors involved in these strategies are 1) frequency normalization, and 2) utilizing the branching probabilities as a loading constraint. The only difference between strategies 1 and 2 and strategies 3 and 4 is frequency normalization (i.e., request frequency divided by volume). The result is that the later strategies have better initial throughput than the former. Also a secondary effect is noted. When the frequency is normalized, the capacity constraint does not dominant the branching probability constraint as quickly. In other words, files can be loaded on an IO device such that the branching probability is better satisfied before the capacity of the device prevents additional loading. initial approximations of strategies 1 and 2 are closer together than the initial approximations of strategies 3 and 4. The only difference between strategy 3 and strategy 4 is the utilization of the branching probabilities as a loading constraint. The result indicates an improvement of 6.1% in throughput when this constraint is not ignored. Since the time cost of computing the semi-optimal branching probabilities is quite reasonable (less than 20 CPU seconds on the CDC 6600), near-optimal loading strategies must include this constraint. In summary, the throughput improvement of strategy

4 over strategy 5 is over 20% emphasizing that file assignment is a crucial factor in system throughput when the system is load bound.

CHAPTER IV

THE UT2D PERIPHERAL PROCESSOR LIBRARY -- A CASE STUDY

4.1 Introduction

The UT2D operating system is a system which coordinates the activities of a CDC 6600 and a CDC 6400. Essentially, it is a pair of autonomous operating systems which communicate to share resources such as mass storage (e.g., extended core storage (ECS), disks), permanent files, and certain system libraries (e.g., Peripheral Processor Library). Normally, the 6600 system handles batch jobs and the 6400 system handles interactive jobs. Since batch jobs produce a greater variety of resource demands on the system, trace data from the 6600 is used to parameterize this case study.

The CDC 6600 computer system is composed of 10 small processors called peripheral processing units (PPUs) in addition to the central processor. The purpose of these PPUs is to perform input/output and control functions in support of the central processor.

All PPUs have access to 12 channels which are in turn connected to various IO devices (i.e., memories). Data transfer on the channels is controlled by instructions issued by the PPUs and can provide either single word or block transfer from the devices. Each PPU has its own memory of 4096 12-bit word capacity which is separate from the 6600's central memory. The peripheral processors act as a buffer between the external environment and the central processor.

An important function of the operating system is to coordinate the activity of the various PPUs. Communication between the operating system and the PPUs is accomplished through communication areas (i.e., mailboxes) in central memory. For example, a PPU 'idles' in its resident program by checking that word 0 of its communication area remains cleared. Whenever the operating system wishes a PPU to perform some function (such as transferring data between central memory and a disk unit), it enters the appropriate function name into word 0 of the allocated PPU's communication area. After the resident program 'senses' that word 0 is no longer cleared, it must then locate the requested transient program in the Peripheral Processor Library. (This library may reside in many storage levels of a memory (IO device) hierarchy.) After this program is located, it is loaded into the PPU's memory and executed. Following completion of the transient program, word 0 is cleared and the PPU idles back in its resident program. The (pseudo) IO devices from which the PPU loads this transient program are central memory, ECS, and the system disk. Additional information concerning the operation of the UT2D operating system and the CDC 6600 hardware system can be obtained in [H2, T2].


It is the purpose of this case study to indicate where to assign the programs of the Peripheral Processor Library in the memory hierarchy so as to maximize the throughput of the PPU subsystem. This is accomplished by varying the capacity constraints of the three IO devices in order to produce optimal system throughput as a function

of device capacity. In this manner, a near-optimal capacity solution to this assignment is obtained.

4.2 The Model


The model interconnection topology is given in Figure The system consists of four servers, central memory, ECS, 4-1. a disk unit, and a PPU. The simulation queuing model corresponding to the system model is given in Figure 4-2. It is interpreted in the following way. First, a request for a program in the Peripheral Processor Library must queue for the secondary memory in which the program is loaded. The request is then serviced implying the transfer of the program into the executable memory of a PPU. Upon completion of the loading process, the program is executed by the PPU. After completing PPU service, the request recirculates in the model becoming a new request. The total number of program requests circulating in the model (the degree of multiprogramming for the model) is the same as the number of available PPUs. Consequently, after a program is loaded, no queuing for a PPU is required. Also note that no explicit inclusion of executable memory is necessary since each PPU and its executable memory can be viewed as a unit. The PPU server in the model stands for a set of PPUs (and associated executable memories) equal to the degree of multiprogramming (i.e., one PPU per program).

The same hybrid model that is used in the experiments with one executable memory can be used here. All that is required is a modification of a few hardware characteristics (see III.2.4) of the simulation model of Figure 3-4. They are as follows (the queue and



System Model

Figure 4-1



PPU Simulation Model

Figure 4-2

server names are the same as those of Figure 3-4):

- an infinite amount of executable memory for allocation in the 'Mem' queue,
- 2) an infinite number of channels for allocation in the 'Chl' queue,
- 3) setting the number of 'CPUs' available equal to the degree of multiprogramming.

The first two modifications eliminate the possibility of queuing for executable memory or channels. The third modification also eliminates queuing but also allows PPU holding while the program is being executed. All else remains the same; no simulation program changes are necessary.

4.3 Model Parameterization

The following parameters are assumed to accurately and sufficiently characterize the behavior of the CDC 6600 PPU subsystem (i.e., the loading and executing of transient programs from the PPU Library) using the UT2D operating system. Included in the parameters themselves are the effects of inter-machine interference (on shared resources such as the PPU Library) since both the CDC 6400 and the CDC 6600 were operational when the event recorder was gathering data on the 6600.

4.3.1 Activity Profile

As before, the activity profile is composed of five parameters for each program in the PPU Library: reusability of the program, request frequency of the program, instructions executed/request, words loaded (record size)/request, and volume of the program. The activity profile is given in Figure 4-3.

(Note that the record size and the volume parameters are given in octal for convenience. This is the only figure in which octal notation is used.) The parameters given 'by definition' are reusability, record size, and volume. All reusability parameters are 'P' since each file is a program which is not serially reusable (i.e., a new copy must be loaded upon each request). The corresponding record size and volume parameters are equal since the entire program is loaded upon request.

The parameters that are more sensitive to system behavior are request frequency and instructions executed/request. These are obtained from a summary of the trace data (event sequences) generated by the event recorder. A detailed description of this summary is given in [H3]. The request frequency parameter is simply a count of the number of times that a given PPU transient program is located (refer to section 4.1). The instructions executed/request parameter is obtained from the mean time between consecutive PPU transient program locations. However, some of the transient programs reside in central memory while others reside on the system disk. If a program resides on the disk, the mean time must be adjusted to remove the effects of queuing for the system channel (and, at the same time, the system

				•	
Name	Reusability	Frequency	Instructions	Record Size	Volume
2WD	P	11861	93	125	125
2RD	P	11289	95	122	122
2E1	P	41	25 651	137	137
1RJ	P	586	941	346	346
2MT	\mathbf{p}^{\cdot}	3432	119	712	712
1SJ	P	567	680	265	265
1DB	P	3 853	67	231	231
LDR	P	578	259	307	307
2PD	· P	3367	46	263	263
RFL	P	1396	69	170	170
2TS	P	910	100	536	536
CIO	P	22960	3	174	174
188	P	392	174	432	432
1PL	P	585	63	224	224
1TD	P	148	342	164	164
CPU	P	3983	9	416	416
2PU	P	352	49	412	412
PFM	P	1214	28	460	460
2WM	. P	2102	16	277	277
EPR	. P	1196	16	565	565
3AJ	P	165	54	145	145
2SP	P	140	60	520	520
1CJ	P	124	56	73	· 73
3EA	P	60	171	264	264
PCC	P	174	14	55 .	55
2TJ	P	116	42	32	32
2FE	P	117	32	12	12
OPE	P	1338	7	110	110
2AM	P	97	36	76	76
2JE	P	109	21	17	17
1PS	P	2208	3	212	212
2E2	P	46	50	140	140
SNP	P	760	6	67	67
2DF	P	875	4	37 ·	37
1AJ	P	900	4	246	246
RCC	P	48	16	47	47
1SR	P	28	. 32	204	204
MSG	P	745	3	46	46
CLO	P	28	17	14	14
			 .		

Activity Profile of PPU Transient Programs

Figure 4-3

disk), disk seek delay, disk rotation delay, and disk transfer delay. This adjustment is more easily understood by referring to the following event sequence (which is normally generated when a PPU transient program is loaded and executed):

from CM:

from the System Disk:

1. locate program x

- 1. locate program a
- 2. request system channel
- 3. allocate system channel
- 4. release system channel

5. locate program y

5. locate program b

The event trace summary contains the mean time between events 1 and 5 (for both cases). It also contains the mean time between events 2 and 3 (here, 35 ms) corresponding to the software queuing for the system channel. Between events 3 and 4, the PPU transient program is loaded from the system disk. Using the hardware characteristics discussed later, a mean load time is 53.4 ms (mean seek time is 25 ms, mean rotation time is 26 ms, and mean transfer time is 2.4 ms). Since events 2 through 4 are unique to loading from the system disk and their mean times are known, the mean time between events 1 and 5 can now be adjusted accordingly. Also, if a program's request frequency is less than 25, it is discarded as never having been loaded because the time between events 1 and 5 probably does not characterize its mean time sufficiently well.

4.3.2 Degree of Multiprogramming

Another major parameter of the model is the degree of multiprogramming. It is the parameter which specifies the amount of potential queuing interference due to requests for PPU transient programs which reside on the same IO device. The event trace summary contains the mean number of PPUs allocated for the trace interval. Its value is 3.89. Since a PPU can only be executing a single transient program at any given time, the degree of multiprogramming is set to four.

4.3.3 System Model -- Hardware Characteristics

The hardware characteristics assumed by the model are given below. All times are given in microseconds; the transfer times are given in units of either (60 bit) words or (64 X 60 bit) physical record units (PRUs). The capacity constraints are variable as stated in the purpose of this case study. The parameters are defined as follows:

- A. Four PPUs with a mean execution time/instruction of 1000
- B. Three IO Devices
 - 1. Central Memory (CM)
 - a. Capacity of 0, 2000, 4000, and 6000 words
 - b. Mean latency time of 2000
 - c. Transfer time/word of 5
 - 2. Extended Core Storage (ECS)
 - a. Capacity of 0, 2000, 4000, and 6000 words
 - b. Mean latency time of 6000
 - c. Transfer time/PRU of 2000
 - 3. (CDC 808) System Disk
 - a. Capacity of infinity
 - Mean latency time of 51000
 Mean seek time of 25000
 Mean rotation time of 26000
 - c. Transfer time/PRU of 1000

Note the following comments about these parameters:

- The mean execution time for a PPU transient program is obtained by multiplying mean number of instructions executed per request (a parameter in the activity profile) by the execution time/instruction. Since the mean number of instructions executed is computed using milliseconds, the execution time/instruction is also a millisecond.
- 2) Since the total volume of all observed PPU transient programs is approximately 6000 words, the capacity constraints for CM and ECS vary in steps of 2000 words. The capacity of the system disk is arbitrary to allow programs not loaded in CM or ECS to be assigned to it. Its capacity constraint is set to infinity.
- 3) Since CM and ECS have no seek and rotational delays, the latency time parameter corresponds to the overhead associated with transferring programs from these devices.
- 4) Brice [B6] has shown that the mean seek time for the disks

 varies from 19 ms to 31 ms depending primarily on the workload.

 A mean seek time of 25 ms is used here.
- 5) The transfer time/PRU is twice as long for ECS than for the system disk since the PRU must intermediately flow through CM.

 Additional information concerning hardware characteristics can be obtained from the following references [B6, C7, T2]. Professor

 John H. Howard, Jr. supplied parameter definitions using ECS since program loading from this device is not currently implemented.

4.4 Model Validation

The purpose of validation is to establish the credibility of the model by comparing its results with known results obtained from the actual system. It is an indication of how well the model itself reflects the actual system. If poor validation is observed, the input parameters as well as the level of detail included in the model are questioned.

By setting the capacity of CM to 2000 words, ECS to 0 words, and the system disk to infinity, and holding all other parameters (activity profile, degree of multiprogramming, and the system model) the same as those given in the previous section, the throughput as computed by the model has a value of 59. The observed throughput of the actual PPU subsystem is 52. The model produces a higher value for throughput because (1) a constant degree of multiprogramming of 4 could not be sustained by the actual system (i.e., the degree of multiprogramming sometimes well below 4), and (2) the capacity of CM is slightly larger than the corresponding capacity in the actual system. However, it is felt that these two values compare sufficiently well to establish the credibility of the model.

4.5 Model Results

It should be observed that generation of optimal throughput of the PPU subsystem does not necessarily optimize throughput of the entire computer system. For example, optimal PPU subsystem throughput may use many more words of CM for transient program assignment than another near-optimal assignment. The result is that while PPU subsystem is optimized, throughput of the computer system is degraded due to a decrease in the degree of multiprogramming caused by fewer CM words available for user programs. This observation must be remembered when evaluating the following results.

4.5.1 Throughput and Assigned Memory

The table in Figure 4-4 gives optimal throughput and the associated assigned memory of the IO devices (i.e., how much capacity of each device is actually used) for various memory capacity constraints. System disk assignment is computed by subtracting the assigned memory values for CM and ECS from the total transient program volume (i.e., 5819 words).

The entire table is not complete because a) some constraint combinations are deemed impractical (such as 0 CM and 0 ECS), and b) some entries can be implied from other entries (such as 2000 CM, 6000 ECS can be implied from 2000 CM, 4000 ECS).

The following important observations can be made from Figure 4-4. First, by increasing the capacity of CM from 0 words to 2000 words, the corresponding increase in throughput is approximately 9% in all cases. Increasing the capacity of CM beyond 2000 words does not affect throughput in any case. Second, by increasing the capacity of ECS from 0 words, the corresponding increase in throughput is near zero for all cases. So it would appear that when considering the PPU subsystem alone, the appropriate capacities for CM and ECS are 2000 and 0, respectively. However, it is noted that the relative difference in throughput between the 0 CM, 2000 ECS and the 2000 CM, 0 ECS combinations is approximately 6.5%. Since this difference is so small, the former combination is desirable over the later combination in terms of both storage costs and optimizing the entire computer system's

ECS				•
CM	0	2000	4000	6000
0	NE	55 0 1996	55 0 3992	55 0 5819
2000	59 1996 0	60 1996 1969	60 1996 3823	NE
4000	60 3992 0	60 3992 1827	NE	NE
6000	60 5819 0	NE	NE	NE

Legend

- A. Margins -- IO device capacity constraints
- B. Entries
 - 1. NE Not Evaluated
 - 2. Values:
 - a. Throughput of the PPU Subsystem
 - b. Actual CM assigned
 - c. Actual ECS assigned

Results of PPU Transient Program Assignment

performance (since an additional 2000 CM words are available for user programs at a cost of 2000 ECS words). This analysis indicates that the PPU library which is currently stored in CM should be transferred to ECS, thus freeing CM for other uses.

4.5.2 Program Assignment

Assignment of the programs in the activity profile of Figure 4-3 to be IO devices is given in Figures 4-5a and 4-5b. This assignment corresponds to the table entry of 0 CM, 2000 ECS which generates a throughput of 55. Note that less frequently requested programs are often unexpectedly assigned to faster IO devices to more closely match the optimal branching probability of that device with the total frequency requests of the programs assigned to that device.

•	Ş	SICAL	. LASTCAL MEMORYS 's	****			MEHONY NAVES	EL FREM SECS	£C\$)	131 V	MEMBAY CAPACITY! (. 100A000.	141	.000.	2006	Ê
							-	ACTUAL	OBSERVEN	NASERVED	COMPLTEN	CURRENT	-	STAT	Š
	2		5	b.	0	œ.	>	PEL FRED	REL FUED	URJ AFU	I NAU REO	LOCTN	xeo ce	ומי ויפ	ø
	•	3	c	0 0 000	F	10.	124	2910182	.2948231	1479	3475	斯尔氏	~	•	e
	pec 1	5 6	L (000427	7 6	P 10		A A S O S A A	.1811043	7.4	755	ECS	c	e	,a
	P (3 6	2 0	00000	. 0	. c	. C	1430940	1241195	671	. 119	FCS	c	¢	c
		2 2	a. 0		e a	3.6	270	0.504030	.6421687	24.1	261	ECS	c	c	c
	~ U		. a			- 5	153	COARRAG.	.0417449	259	520	ECS	c	c	c
	•		. a	0.000) - -	4 5 3	90 4	AC07740.	.0449730	228	225	EC\$	c	e	c
	6 P			0.446	•	179	179	40474797	.0409754	202	202	ECS	c	c	c
	٠ د	200	. 0	200		W	138	* NP 7 5 0 .	05H50.	1+1	141	ECS	c	c	c
	• (0 0 0		5	161	74447	* 0275HJ4	139	134	ECS	e	c	0
	•	3 6	2 (9051	. 4		120	.0176954	CPH 50 10.	æ	G.	ECS	c	•	•
	-) (c	L C		,	7.2	72	.0169603	.01 H3H90	è	٠,	ECS	c	c	e
	_:			200	• «		? =	.0113914	0105036		۲	ECS	c	c	c
					• •	·	· u	TECA000.	468510.	62	62	ECS	0	¢	0
	<u>.</u>	1 t		2 4	c -			E 47000	.0075454	.	e e	ECS	c	د	0
	-	e E		1						;	;		•	:	•
				TCTALSI	0 4 5	10,96	9441	. 8894537	8946632	4476	4479		~	~	-
		200.	⊌LA1∨£	COULATVE TOTALS!	A 4.	1996	1996	. 8494437	.894683	4476	4475		•	e.	_
								į			946				
	£ 5	1. F	TATIL MFCORF 512E	2 9	OF LURBENILY	ENTLY	LOADEU OMJECTSI LOADEU OMJECTS	TS SCHEDULE	OF FURBENILY LOADED ORJECTS!.		249		,		•

PPU Transfent Program Assignment to ECS

Figure 4-5a

6000	CUGRENT STATUS	c	0	0	c	0	0	c	c	0	•	c	c	•	c	0	0	•	0	0	0	0	0	•	c	¢		0			•
	EAT S	c	c	e	c	c	c	e.	c	•	«	•	c	c	•	c	c	c	•	c	c	c	C	c	c	c		•	~		
1000001	COAR	•	c	c	•	-	e	c	c	c	c	e .	c	0	e [']	c	6	C	.0	c	0	c	c	c	¢	c		æ	~		
•	CURMENT LOCTN	015%	015K	015K	DISK	X5.10	0154	35 I G	015K	0154	015K	OISK	015K	11.5K	N 1 SK	-15x	015K	015x	5510	015K	¥5.10	2 S I O	015K	7510	N S L	51 SK					
MEMORY CAPACITYS	COMPLTED	78	8	4	53	8 8	47	e N	30.	I	41	*	•	-	ĭ	•	~	æ	^	~	~	¥	~	^	pr.	-		527	5005		c e
I G	ORSERVED ORJ RFG	. 84	E .	¥	8. R.	Z.	35	0	30	<u>*</u>	18	*	-	-1	<u>~</u>	-	ėn:	æ	p	٠,	~	•	~	С:	~	c .	:	527	5003		inol
nysk)	OBSERVED REL FAFO	A0155906	.0157899	1261610	.0109934	.0055464	\$44F900°	.0057445	*966610*	. 003547A	.003597A	.00273H3	C001100.	.001934B	*00299H2	40013492	*000539A	.0011993	\$001334p	*000349A	864E000*	*666000	9665000	*0003998	.000549A	*0005394		.105336A	1.0000000		LOADED OBJECTS! LOADED OBJECTS SCHEDULED FOR EXECUTION:
ET IFMEN OUTSK	ACTUAL PEL FRER	.0151885	.0151604	.0119350	.01140H3	.0074799	.007414A	1941100.	•0071872	• 00494HG	.0044619	*005300*	*1605c0*	.0018760	.0017744	*001571A	. 0014931	*0014704	*10113917	0012296	*000 T604	*00000*	.0005431	1615000.	• 0001549	•0001449		.1103463	1.0000000		ISI S SCHEOULED
MEMORY NAVES	>	906	. E	33.0	166	230	**	140	181	242	266	5,	101	911	336	49	10	56	15	45	. 180	36	98	95	15	132	*****	3623	5819	•	MADED ORJECTS
	Œ	40		150	166	230	14.8	199	181	282	266	4	101	116	336	65	0	24	- 2	62	180	39	96	56	12	132	1 1 2	3423	5819		CURRENTLY LOADED
ã	·B»	8	<u> </u>			. 40		25.9				* 1	54	24.	Ç		32	*	2	36	171	1.5	, N	25451	1.1	35	1 1	80c8¢	29446		OF CURRE
65 678 700	ts.	1214.0	1106.0		0.00	0.00	20.00	578.0	547.0	392.0	352.0	174.0	165.0	0.84	140.0	124.0	117.0	116.0	0.67	01.0	40.0	0.84	0.64	0.1.	28.0	28.0		TOTALSI	ACCUMLATVE TOTALS!		S12E (A) S12E
(EPCA)	E	•	. 4	, a	. 0	. 0	. Q .	Q	, a .	Ο.	. Q.	a	Q.	0.	α.	Q.	Q .	. a		a	a	۵.	0.	۵.	a	۵.			LATVE	•	CORO
LAGICAL MEPGAYS	7			77.			2) (X	72.	5) d 2	ں در	34.	110	2.5	7	2 T F	27.3	, L	2 4 2	3rA	Y C	252	251	Ü	158			*CCC*		TAT-L RECORD
52	7	-		4 3	. a		· ~	Ž		~	7	ķ	7	2	4	0	ń	÷	2	33	4	ř.	3	1	a e	3					101

PPU Transient Program Assignment to Disk

.. Figure 4-5b

CHAPTER V

CONCLUSIONS

5.1 Summary of Results

The major contributions of this work are listed as follows:

- 1. An analysis technique has been implemented for the automatic generation of optimal system throughput and corresponding file assignment which includes queuing delays.
- 2. This analysis/evaluation tool, the hybrid model, can be used as a primitive in a higher level, automatic design process.
- 3. The optimal branching probabilities to the IO devices are often shown to have a significant influence on the system throughput. These probabilities as well as device capacities have been identified as important constraints for practical loading strategies.
- 4. The hybrid model can be used to produce results which can be compared to those of more sophisticated (future) analytical models (for verification).

Two file systems, a transaction oriented system and an operating system library, have been investigated using the hybrid model and results have shown to be applicable to real-world problems. For example, given a set of files with known characteristics and a

set of secondary storage units with known characteristics, results are produced which assign particular files to particular devices such that system throughput is optimized.

It should be noted that the overhead cost of maintaining optimal file assignment is best justified in the load (IO) bound cases.

It has been illustrated that the application of this analysis technique is not limited to systems consisting of a single CPU and a single executable memory, and has been shown to be practical with respect to the time and cost needed to produce the results.

A final important point is that the hierarchical approach used in structuring the file assignment problem produces clarity in the quantitative definition of the problem.

5.2 Extensions

The analysis technique presented here uses many simplifying assumptions about the input parameters as well as the hybrid model. Future work includes relaxing some of these assumptions. For example, it is assumed that file (job) characteristics are sufficiently characterized by five parameters (i.e., reusability, frequency of file request, processing time per request, loading time per request, and file volume). A more correct characterization would include the fact that files are not requested independently of one another. This might be specified by including a sixth parameter giving a list of next files to be processed along with the corresponding probabilities of doing so. Another example involves the ability to analyze more exact analytical models that include resource holding (such as holding a channel in addition to a device for data transfer).

When the job characteristics change from one period to the next period (as with a dynamic activity profile), an algorithm should be designed to balance the performance tradeoff between allowing a file to be loaded from a slower device and percolating (inducing overhead) that file to a fast device and then loading it.

Finally, the long range goal involving this analysis technique is to generate a completely automatic design process, one in which the input parameters might be job characteristics, hardware characteristics (such as timings and costs), a total budget, and performance constraints. The output would be a system designed for

the job characteristics which would satisfy budget and performance constraints.

BIBLIOGRAPHY

- [A1] Abato, J., and Durner, H. Optimizing the performance of a drum-like storage. <u>IEEE Trans. C-18</u>, 11 (November 1969), 992-997.
- [A2] Anacker, W., and Wang, C. P. Performance evaluation of computing systems with memory hierarchies. <u>IEEE Trans.</u> EC-16, 6 (December 1967), 764-772.
- [A3] Arora, S., and Gallo, A. Optimal sizing, loading and reloading in a multi-level memory hierarchy system. <u>Proc.</u> AFIPS 1971 SJCC, V38, 337-344.
- [A4] Arora, S., and Gallo, A. Optimization of static loading of multilevel memory systems. <u>JACM 20</u>, 2 (April 1973), 307-319.
- [B1] Baskett, F., Browne, J. C., and Raike, W. M. The management of a multi-level non-paged memory system. <u>Proc.</u>
 AFIPS 1970 SJCC, V36, 459-465.
- [B2] Baskett, F., Chandy, K. M., Muntz, R. R., and Palacios-Gomez, F. Open, closed, and mixed networks of queues with different classes of customers. <u>JACM</u>, to appear.
- [B3] Belady, L. A. A study of replacement algorithms for virtual storage computers. <u>IBM Sys. J. 5</u>, 2 (1966), 78-101.
- [B4] Belady, L. A., and Kuehner, C. J. Dynamic space sharing in computer systems. <u>CACM 12</u>, 5 (May 1969), 282-288.
- [B5] Belady, L. A., Nelson, R. A., and Shedler, G. S. An anomaly in the space-time characteristics of certain programs running in paging machines. <u>CACM 12</u>, 6 (June 1969), 349-353.
- [B6] Brice, Richard S. A study of feedback coupled resource allocation policies in a multiprocessing computer environment, The University of Texas at Austin Computation Center and Department of Computer Sciences TSN-35, (Ph.D. Dissertation), The University of Texas at Austin, 1973.

- [B7] Buzen, J. Analysis of system bottlenecks using a queuing network model. Proc. ACM Workshop on System Performance and Evaluation, Harvard Univ. Press, Cambridge, Mass., (April 1971), 82-103.
- [C1] Chandy, K. M. The analysis and solutions for general queueing networks. Proc. Sixth Annual Princeton Conf. on Information Sciences and Systems, Princeton Univ., Princeton, N. J., (March 1972), 224-228.
- [C2] Chandy, K. M., Keller, T. W., and Browne, J. C. Design automation and queueing networks: an interactive system for the evaluation of computer queueing models. Proc.
 Ninth Annual Design Automation Conference 9, (June 1972), 357-367.
- [C3] Chandy, M., Herzog, U., and Woo, L. Parametric analysis of queuing network models. <u>IBM J. Res. Develop.</u>, to appear. (Also: IBM Res. Rep. RC 4730, IBM T. J. Watson Research Center, Yorktown Heights, N. Y., February 20, 1974.)
- [C4] Chen, Y. C. <u>Selective transfer analysis</u>. IBM Res. Rep. RC 1926, IBM T. J. Watson Research Center, Yorktown Heights, N. Y., 1968.
- [C5] Chow, C. K. On optimization of storage hierarchies. IBM J. Res. Develop. 18, 3 (May 1974), 194-203.
- [C6] Coffman, E. G., Jr. Analysis of a drum input/output queue under scheduled operation in a paged computer system.

 JACM 16, 1 (January 1969), 73-90.
- [C7] Control Data Corporation. 6639-A/B disk file controller reference manual. CDC Pub 60334100, 1970.
- [C8] Control Data Corporation. A simulation process-oriented language (ASPOL) reference manual. CDC Pub 17314200, 1972.
- [D1] Denning, P. J. Effects of scheduling on file memory operations. Proc. AFIPS 1967 SJCC, V30, 9-21.
- [D2] Denning, P. J. The working set model for program behavior. CACM 11, 5 (May 1968), 323-333
- [D3] Denning, P. J. Thrashing: its causes and prevention. Proc. AFIPS 1968 FJCC, V33 Part 1, 915-922.

- [D4] Denning, P. J. Virtual memory. <u>Computing Surveys 2</u>, 3 (September 1970), 153-189.
- [D5] Denning, P. J., and Bruno, J. L. On the management of multilevel memories. Computer Science Tech. Rep. 76, Princeton University, Princeton, N. J., April 1969.
- [F1] Fikes, R. E., Lauer, H. C., and Vareha, A. L., Jr. Steps toward a general-purpose timesharing system using large capacity core storage and TSS/360. Proc. 23rd. Nat. Conf. ACM, ACM Pub P-68 (1968), 7-18.
- [F2] Fuchel, K., and Heller, S. Considerations in the design of a multiple computer system with extended core storage.

 CACM 11, 5 (May 1968), 334-340.
- [F3] Fuller, S. H. Random arrival and the MTPT scheduling discipline. Proc. Fourth Symposium on Operating System Principles: Operating Systems Review 7, 4 (October 1973), 54-57.
- [G1] Gecsei, J., and Lukes, J. A. A model for the evaluation of storage hierarchies. <u>IBM Sys. J. 13</u>, 2 (1974), 163-178.
- [H1] Hogarth, J. Forthcoming Ph.D. dissertation, The University of Texas at Austin Department of Computer Sciences, The University of Texas at Austin, 1975.
- [H2] Howard, John H., Jr. A large-scale dual operating system.

 Proc. of the ACM 1973 Annual Conference, ACM (1973), 242-248.
- [H3] Howard, John H., and Wedel, Waldo M. <u>EVENTD UT-2D event</u> tape summary/dump. UTEX-CC-TSN-38, Computation Center, The University of Texas at Austin, Austin, Texas, July 1974.
- [K1] Keller, T. W. ASQ manual: user's guide to a program for the automatic analysis of queuing network models. TR-27,

 Department of Computer Sciences, The Univ. of Texas at Austin,
 Austin, Texas, October 1973.
- [K2] Krolak, P. D. Computational results of an integer programming algorithm. Operations Research 17, 4 (July-August 1969), 743-749.
- [L1] Lauer, H. C. Bulk core in a 360/67 time-sharing system. Proc. AFIPS 1967 FJCC, V31, 601-609.

- [L2] Liptay, J. S. The cache. <u>IBM Sys. J. 7</u>, 1 (1968), 15-21.
- [M1] Mattson, R. L., Gecsei, J., Slutz, D. R., and Traiger, I. L. Evaluation techniques of storage hierarchies. IBM Sys. J. 9, 2 (1970), 78-117.
- [01] Opler, A. Dynamic flow of programs and data through hierarchical storage. <u>Proc. IFIP Congr. 1965</u>, V1, 273-276.
- [R1] Ramamoorthy, C. V. Theory of computing machines II.
 CS 395T class notes, The University of Texas Department of Computer Sciences, The University of Texas at Austin, Spring, 1972.
- [R2] Ramamoorthy, C. V., and Chandy, K. M. Optimization of memory hierarchies in multiprogrammed systems. <u>JACM 17</u>, 3 (July 1970), 426-445.
- [R3] Randell, B., and Kuehner, C. J. Dynamic storage allocation systems. <u>CACM 11</u>, 5 (May 1968), 297-305.
- [S1] Scheffler, L. J. Optimal folding of a paging drum in a three level memory system. Proc. Fourth Symposium on Operating System Principles: Operating Systems Review 7, 4 (October 1973), 58-65.
- [S2] Shedler, G. S. A queuing model of a multiprogrammed computer with a two-level storage system. <u>CACM 16</u>, 1 (January 1973), 3-10.
- [T1] Teorey, T. J., and Pinkerton, T. B. A comparative analysis of disk scheduling policies. <u>CACM 15</u>, 3 (March 1972), 177-184.
- [T2] Thornton, J. E. <u>Design of a computer: the control data 6600</u>. Scott, Foresman and Company, Glenview, Illinois, 1970.
- [T3] Traiger, I.L., and Mattson, R. L. The evaluation and selection of technologies for computer storage systems.

 IBM Res. Rep. RJ 967, IBM Research Laboratory, San Jose, Cal., Feb. 8, 1972.
- [V1] Varian, L. C., and Coffman, E. G. An empirical study of the behavior of programs in a paging environment. <u>CACM 11</u>, (1968), 471-474.

- [V2] Vereha, A. L., Rutledge, R. M, and Gold, M. M. Strategies for structuring two-level memories in a paging environment.

 Proc. Second ACM Symposium on Operating System Principles,
 Princeton, N. J., (October 20-22, 1969), 54-59.
- [W1] Wilkes, M. V. Slave memories and dynamic storage allocation. IEEE Trans. EC-14, 2 (April 1965), 270-271.
- [W2] Wilkes, M. V. <u>Time sharing computer systems</u>. American Elsevier, New York, N. Y., 1968.
- [Y1] Yue, P. C., and Wong, C. K. On the optimality of the probability ranking scheme in storage applications. <u>JACM 20</u>, 4 (October 1973), 624-633.