

A Formal Specification of
Some User Mode Instructions for the
Motorola 68020

Robert S. Boyer and Yuan Yu

Technical Report TR-92-04
Computer Sciences Department
University of Texas at Austin
Austin, Texas 78712

February, 1992

Contents

1	Introduction	1
2	A Few Basic Functions	2
3	Start Up	3
4	Some Constants	3
5	Bit Vector Arithmetic	6
6	Integer Arithmetic	9
7	Binary Trees for Memory	12
8	Operands from Memory	17
9	Storing the Result	19
10	Retrieving the Operand According to Oplen	23
11	Effective Address Calculation	23
12	The Individual Instructions	34
13	Stepi and Stepn	109
14	Auxiliary Functions	109
15	An Example of Simulation	111
16	Acknowledgements	113
17	Syntax Summary	114
	Index	117

A Formal Specification of
Some User Mode Instructions for the
Motorola 68020¹

Robert S. Boyer and Yuan Yu

Computer Sciences and Mathematics Departments
University of Texas at Austin
Austin, Texas 78712

February, 1992

telephone: (512) 471-9745
email: boyer@cs.utexas.edu or yuan@cs.utexas.edu

Abstract. We present a formal specification of approximately 80% of the ‘user mode’ instructions of the Motorola MC68020 microprocessor. The specification is given in the form of definitions in the logic of Nqthm, the Boyer-Moore system. The definitions are displayed in a conventional mathematical syntax. The specification has been used in the mechanical verification of several dozen machine code programs, whose binary was generated by ‘industrial strength’ C and Ada compilers.

1 Introduction

This report contains a formal specification of approximately 80% of the ‘user mode’ instructions of the Motorola MC68020 microprocessor. An earlier report [3] describes how we have used this specification to prove mechanically the correctness of several dozen machine code programs, most of them generated by ‘industrial strength’ compilers for C or Ada. Our specification is based upon the user’s manual for the MC68020 [4].

The function definitions below are ordered so that a function is defined before it is referenced by another function. One of the very last functions defined, ‘steprn’, p. 109, emulates the MC68020. Like all the functions in this specification, ‘steprn’ is a recursive and hence computable function. Approximately speaking, if we are given an MC68020 state s and a positive integer n , we can

¹The work described here was supported in part by NSF Grant MIP-9017499.

compute the state s' that results from executing an MC68020 for n instructions, starting in state s , by applying ‘step n ’ to s and n . If an illegal instruction or an instruction not among those covered in this specification is encountered during execution, then s' will exhibit an indication of the error. If no such error indication is exhibited, then the returned state correctly represents the state that a ‘real’ MC68020 would have after running n instructions provided that (i) the caches are initially consistent with memory, (ii) no interrupts happen during execution, and, of course, (iii) no externally caused changes to the state occur during execution. In Section 15 is a theorem that illustrates the use of ‘step n ’ to emulate an MC68020 on a specific state, one that contains machine code for Euclid’s GCD algorithm.

Disclaimer: The development of this formal specification is part of a small scientific project aimed at examining the feasibility of mechanically checking the correctness of machine code programs that run on widely-used microprocessors. The accuracy with which the specification presented here represents a ‘real’ MC68020 is something we do not know how to ascertain with the certainty of a mathematical proof. One can only become increasingly confident by such activities as critical reading, testing, and bug fixing. It is in a spirit of scientific cooperation that we distribute this specification, but we distribute it without any warranty of any kind, on an ‘as is’ basis.

The definitions below were written in the logic described in *A Computational Logic Handbook*, [2], with syntactic extensions for ‘let’ and ‘cond’. The definitions have been admitted under the definitional principle described in that book, using the mechanical theorem prover also described in that book. Although the logic and prover use the prefix, parenthesized notation of Church’s lambda calculus and McCarthy’s Lisp, in this report, we use a notation that is conventional. This new syntax is summarized in Section 17.

Our principal purpose in writing this technical report is to communicate precisely the formal, mathematical definitions of our specification of the MC68020. This report is decidedly not a tutorial on the MC68020 or on our specification of it. The reader will find it easier to read this specification after having read [3]. The reader will also find it invaluable to have a copy of [4] handy. Readers in search of a less stark introduction to this specification will find it in the forthcoming Ph. D. dissertation of Yuan Yu. There also will be found a review of the related scientific literature.

2 A Few Basic Functions

The objects we use in this specification are truth values, integers, ordered pairs, and symbols. The precise axioms and notations for these objects and the built-in functions that operate on these objects may be found in [2]. Here are a few brief remarks about some of these objects and functions.

- The constant ‘true’, abbreviated t , is the true truth value.

- The constant ‘false’, abbreviated **f**, is the false truth value.
- ‘if’ is a function of three arguments. **if** x **then** y **else** z **endif** returns z if x is equal to **f**, and y otherwise.
- ‘cons’ is a function of two arguments. $\text{cons}(x, y)$ returns an ordered pair whose first component is x and whose second is y .
- ‘car’ is a function of one argument. $\text{car}(x)$ returns the first component if x is an ordered pair; otherwise, it returns 0.
- ‘cdr’ is a function of one argument. $\text{cdr}(x)$ returns the second component if x is an ordered pair; otherwise, it returns 0.
- ‘list’ is a function of any number of arguments. $\text{list}(x, y, z)$ is $\text{cons}(x, \text{cons}(y, \text{cons}(z, \text{nil})))$. **nil** is a symbol, and is used to denote the empty list.

Except for **nil**, symbols are printed in a typewriter font, preceded by a single quotation mark, e.g., ‘running’ and ‘read_unavailable_memory’.

3 Start Up

EVENT: Start with the library “**mc20-0**”.

Our initial library **mc20-0** contains (i) the basic axioms and definitions of Nqthm, which are described in Chapter 4 of [2], (ii) some proved arithmetic lemmas that are used to help in the admission of the following definitions, and (iii) a definition of the nonnegative integer exponentiation function ‘exp’, which is defined as: $\text{exp}(x, y) = \text{if } y \simeq 0 \text{ then } 1 \text{ else } x * \text{exp}(x, y - 1) \text{ endif.}$

4 Some Constants

We first define a few constants.

In the MC68020, a “byte” is 8 bits long. A “word” is 16 bits long. A “long word” is 32 bits long. A “quad word” is 64 bits long.

DEFINITION: **B** = 8

DEFINITION: **W** = 16

DEFINITION: **L** = 32

DEFINITION: **Q** = 64

DEFINITION: BSZ = 1

DEFINITION: WSZ = 2

DEFINITION: LSZ = 4

DEFINITION: QSZ = 8

Some error signals.

DEFINITION: READ-SIGNAL = 'read_unavailable_memory

DEFINITION: WRITE-SIGNAL = 'write_rom_or_unavailable_memory

DEFINITION:

RESERVED-SIGNAL = 'motorola_reserved_for_future_development

DEFINITION: PC-SIGNAL = 'pc_outside_rom

DEFINITION: PC-ODD-SIGNAL = 'pc_at_odd_address

DEFINITION:

MODE-SIGNAL

=

'illegal_addressing_mode_in_current_instruction

Throughout our specification, we have frequent need to refer to bits and bit-vectors. In our model, bit ::= 0 | 1, and bit-vectors ::= nonnegative integers. If the operation is signed, we use the two conversion functions 'nat-to-int' and 'int-to-nat.'

'bitp' is a function of one argument, x . 'bitp' returns **t** or **f** according to whether x is a bit or not.

DEFINITION: bitp(x) = $((x = 0) \vee (x = 1))$

We frequently use the bits 0 and 1. For clarity, to identify informally when we are using these integers as bits, we use the two constants 'b1' and 'b0.'

DEFINITION: b1 = 1

DEFINITION: b0 = 0

We frequently test a bit to see whether it is 0 or 1. We define the functions 'b1p' and 'b0p' to return **t** or **f** according to whether their arguments are 0 or non-0 respectively.

DEFINITION: b0p(x) = $(x = b0)$

DEFINITION: $b1p(x) = (x \neq B0)$

DEFINITION:

```
fix-bit( $c$ )
  =
if  $b0p(c)$  then  $B0$ 
else  $B1$  endif
```

Here are the definitions of some operators for logical arithmetic on bits.
'b-not' returns the complement of its argument.

DEFINITION:

```
b-not( $x$ )
  =
if  $b0p(x)$  then  $B1$ 
else  $B0$  endif
```

'b-and' returns the logical and of its two arguments.

DEFINITION:

```
b-and( $x, y$ )
  =
if  $b0p(x)$  then  $B0$ 
elseif  $b0p(y)$  then  $B0$ 
else  $B1$  endif
```

'b-or' returns the logical or of its two arguments.

DEFINITION:

```
b-or( $x, y$ )
  =
if  $b0p(x)$ 
then if  $b0p(y)$  then  $B0$ 
      else  $B1$  endif
else  $B1$  endif
```

'b-nor' returns the logical nor of its two arguments.

DEFINITION:

```
b-nor( $x, y$ )
  =
if  $b0p(x)$ 
then if  $b0p(y)$  then  $B1$ 
      else  $B0$  endif
else  $B0$  endif
```

'b-nand' returns the logical nand of its two arguments.

DEFINITION:
 $b\text{-nand}(x, y)$
 $=$
if $b0p(x)$ **then** $b1$
elseif $b0p(y)$ **then** $b1$
else $b0$ **endif**

‘b-eor’ returns the exclusive or of its two arguments.

DEFINITION:
 $b\text{-eor}(x, y)$
 $=$
if $b0p(x)$
then if $b0p(y)$ **then** $b0$
else $b1$ **endif**
elseif $b0p(y)$ **then** $b1$
else $b0$ **endif**

‘b-equal’ returns the logical equal of its two arguments.

DEFINITION:
 $b\text{-equal}(x, y)$
 $=$
if $b0p(x)$ **then** $b0p(y)$
else $b1p(y)$ **endif**

5 Bit Vector Arithmetic

‘bcar’ returns the first bit of x .

DEFINITION: $\text{bcar}(x) = (x \bmod 2)$

‘bcd’ returns a natural number by cutting off the first bit of x . For any natural number x , $(\text{bcdr}(x) + (x * \text{bcd}(x))) = x$.

DEFINITION: $\text{bcd}(x) = (x \div 2)$

‘head’ is a function of two arguments, x and n . x and n should be nonnegative integers. ‘head’ returns the remainder of x divided by 2^n .

DEFINITION: $\text{head}(x, n) = (x \bmod \exp(2, n))$

‘tail’ is a function of two arguments, x and n . x and n should be nonnegative integers. ‘tail’ returns the quotient of x divided by 2^n .

DEFINITION: $\text{tail}(x, n) = (x \div \exp(2, n))$

We next define some logical operations on bit-vectors. ‘lognot’ takes two naturals as its arguments and returns the logical complement of its second argument.

DEFINITION: $\text{lognot}(n, x) = ((\exp(2, n) - \text{head}(x, n)) - 1)$

‘logand’ takes two naturals as arguments and returns their logical and.

DEFINITION:

$$\begin{aligned} \text{logand}(x, y) &= \\ &\text{if } (x \simeq 0) \vee (y \simeq 0) \text{ then } 0 \\ &\text{else b-and(bcar}(x), \text{bcar}(y)) + (2 * \text{logand}(\text{bcd}(x), \text{bcd}(y))) \text{ endif} \end{aligned}$$

‘logor’ takes two naturals as arguments and returns the logical (inclusive) or of the two arguments.

DEFINITION:

$$\begin{aligned} \text{logor}(x, y) &= \\ &\text{if } x \simeq 0 \text{ then fix}(y) \\ &\text{elseif } y \simeq 0 \text{ then fix}(x) \\ &\text{else b-or(bcar}(x), \text{bcar}(y)) + (2 * \text{logor}(\text{bcd}(x), \text{bcd}(y))) \text{ endif} \end{aligned}$$

‘logeor’ takes two naturals as arguments and returns the logical exclusive or of the two arguments.

DEFINITION:

$$\begin{aligned} \text{logeor}(x, y) &= \\ &\text{if } (x \simeq 0) \wedge (y \simeq 0) \text{ then } 0 \\ &\text{else b-eor(bcar}(x), \text{bcar}(y)) + (2 * \text{logeor}(\text{bcd}(x), \text{bcd}(y))) \text{ endif} \end{aligned}$$

‘bitn’ retrieves the nth bit of x. Indexing is 0-based.

DEFINITION: $\text{bitn}(x, n) = \text{bcar}(\text{tail}(x, n))$

‘bits’ returns bits i through j as a natural number. ‘bits’ is a function of three arguments, x , i , and j . x , i , and j should be natural numbers. Intuitively, bits extracts bits of x from bit i to bit j . Normally, i should be less than or equal to j .

DEFINITION: $\text{bits}(x, i, j) = \text{head}(\text{tail}(x, i), 1 + (j - i))$

‘setn’ updates the n^{th} bit of x by the given value c . Indexing is 0-based.

DEFINITION:

$$\begin{aligned} \text{setn}(x, n, c) &= \\ &\text{if } n \simeq 0 \text{ then fix-bit}(c) + (2 * \text{bcd}(x)) \\ &\text{else bcar}(x) + (2 * \text{setn}(\text{bcd}(x), n - 1, c)) \text{ endif} \end{aligned}$$

‘adder’ takes four arguments and returns the addition of x , y , and c modulo 2^n . That is, $(x + y + c) \bmod \exp(n, 2)$. Typically, c is either 0 or 1.

DEFINITION: $\text{adder}(n, c, x, y) = \text{head}(c + x + y, n)$

‘add’ takes three arguments and returns the addition of x and y modulo 2^n . That is, $(x + y) \bmod \exp(n, 2)$.

DEFINITION: $\text{add}(n, x, y) = \text{head}(x + y, n)$

‘subtracter’ takes four arguments and returns the subtraction of y and $(x + c)$ modulo $\exp(n, 2)$. That is, $(y - (x + c)) \bmod \exp(n, 2)$. Typically, c is either 0 or 1.

DEFINITION:

$\text{subtracter}(n, c, x, y) = \text{adder}(n, \text{b-not}(c), y, \text{lognot}(n, x))$

‘sub’ takes three arguments and returns, in the form of 2’s complement, the subtraction of y and x . That is, $(y - x) \bmod \exp(n, 2)$.

DEFINITION:

$\text{sub}(n, x, y) = \text{head}(y + (\exp(2, n) - \text{head}(x, n)), n)$

‘replace’ replaces x partially by y in the head. ‘replace’ is a function of three arguments, n , x and y , all of which should be naturals. ‘replace’ is frequently used when updating only one byte or one word in a register, leaving the other bytes alone.

DEFINITION:

$\text{replace}(n, x, y) = (\text{head}(x, n) + (\text{tail}(y, n) * \exp(2, n)))$

‘app’ “appends” two naturals. ‘app’ takes three arguments, n , x , and y .

DEFINITION: $\text{app}(n, x, y) = (\text{head}(x, n) + (y * \exp(2, n)))$

‘ext’ is a function of three arguments, n , x and $size$. ‘ext’ is used frequently to do “sign-extension”. For instance, in the MC68020, we often extract a byte or word and wish to add it into a 32-bit sum, but we first sign-extend the extracted quantity to obtain a meaningful sum.

DEFINITION:

$\text{ext}(n, x, size)$

=

if $n < size$

then if $\text{b0p}(\text{bitn}(x, n - 1))$ **then** $\text{head}(x, n)$

else $\text{app}(n, x, \exp(2, size - n) - 1)$ **endif**

else $\text{head}(x, size)$ **endif**

Shift operations.

Logical shift left.

DEFINITION: $\text{lsl}(len, x, cnt) = \text{head}(x * \exp(2, cnt), len)$

Arithmetc shift left.

DEFINITION: $\text{asl}(len, x, cnt) = \text{head}(x * \exp(2, cnt), len)$

Logical shift right.

DEFINITION: $\text{lsr}(x, cnt) = \text{tail}(x, cnt)$

Arithmetc shift right.

DEFINITION:

```
asr(n, x, cnt)
  =
  if x < exp(2, n - 1) then tail(x, cnt)
  elseif n < cnt then exp(2, n) - 1
  else tail(x, cnt) + ((exp(2, cnt) - 1) * exp(2, n - cnt)) endif
```

6 Integer Arithmetic

Throughout most of this MC68020 specification, we restrict our attention to arithmetic on the nonnegative integers. However, in the definition of two machine instructions, those for signed multiplication and division, we also consider all of the integers, both nonnegative and negative. The Nqthm logic adds the negative integers almost as an afterthought, and the basic, built-in arithmetic operations of the Nqthm logic work only for nonnegative integers. To do arithmetic on all the integers, we must define appropriate operations explicitly, as we do below.

The Nqthm logic has the peculiarity that -0 is not the same as 0 . However, we will restrict our domain so that -0 is not considered. A negative integer is defined to be of the form $-x$ with x nonzero.

DEFINITION: $\text{negp}(i) = (\text{negativep}(i) \wedge (i \neq (-0)))$

x is an integer iff x is either a nonnegative number or a negative number.

DEFINITION: $\text{integerp}(x) = ((x \in \mathbf{N}) \vee \text{negp}(x))$

DEFINITION:

```
fix-int(x)
  =
  if integerp(x) then x
  else 0 endif
```

DEFINITION: $\text{izerop}(x) = (\text{fix-int}(x) = 0)$

DEFINITION:
 $\text{abs}(x)$
 $=$
if $\text{negp}(x)$ **then** $\text{negative-guts}(x)$
else $\text{fix}(x)$ **endif**

DEFINITION:
 $\text{ilessp}(i, j)$
 $=$
if $\text{negp}(i)$
then if $\text{negp}(j)$ **then** $\text{negative-guts}(j) < \text{negative-guts}(i)$
else t endif
elseif $\text{negp}(j)$ **then f**
else $i < j$ **endif**

DEFINITION: $\text{ileq}(i, j) = (\neg \text{ilessp}(j, i))$

DEFINITION:
 $\text{iplus}(x, y)$
 $=$
if $\text{negp}(x)$
then if $\text{negp}(y)$ **then** $-(\text{negative-guts}(x) + \text{negative-guts}(y))$
elseif $y < \text{negative-guts}(x)$ **then** $-(\text{negative-guts}(x) - y)$
else $y - \text{negative-guts}(x)$ **endif**
elseif $\text{negp}(y)$
then if $x < \text{negative-guts}(y)$ **then** $-(\text{negative-guts}(y) - x)$
else $x - \text{negative-guts}(y)$ **endif**
else $x + y$ **endif**

DEFINITION:
 $\text{ineg}(x)$
 $=$
if $\text{izerop}(x)$ **then** 0
elseif $\text{negp}(x)$ **then** $\text{negative-guts}(x)$
else $-x$ **endif**

DEFINITION: $\text{idifference}(x, y) = \text{iplus}(x, \text{ineg}(y))$

DEFINITION:
 $\text{itimes}(x, y)$
 $=$
if $\text{negp}(x)$
then if $\text{negp}(y)$ **then** $\text{negative-guts}(x) * \text{negative-guts}(y)$
else $\text{fix-int}(-(\text{negative-guts}(x) * y))$ **endif**
elseif $\text{negp}(y)$ **then** $\text{fix-int}(-(x * \text{negative-guts}(y)))$
else $x * y$ **endif**

DEFINITION:
 $\text{iremainder}(x, y)$
 $=$
if $\text{negp}(x)$ **then** $\text{fix-int}(-(\text{negative-guts}(x) \bmod \text{abs}(y)))$
else $x \bmod \text{abs}(y)$ **endif**

DEFINITION:
 $\text{iquotient}(x, y)$
 $=$
if $\text{negp}(x)$
then if $\text{negp}(y)$ **then** $\text{negative-guts}(x) \div \text{negative-guts}(y)$
else $\text{fix-int}(-(\text{negative-guts}(x) \div y))$ **endif**
elseif $\text{negp}(y)$ **then** $\text{fix-int}(-(x \div \text{negative-guts}(y)))$
else $x \div y$ **endif**

The size of bit vectors. ‘nat-rangep’ returns **t**, if $\text{nat} < \exp(2, n)$, but returns **f**, otherwise.

DEFINITION: $\text{nat-rangep}(\text{nat}, n) = (\text{nat} < \exp(2, n))$

The size of an unsigned integer. ‘uint-rangep’ returns **t**, if $0 \leq x \leq \exp(2, n - 1)$, and returns **f**, otherwise.

DEFINITION: $\text{uint-rangep}(x, n) = (x < \exp(2, n))$

Two conversion functions for unsigned integer interpretation.

DEFINITION: $\text{nat-to-uint}(x) = \text{fix}(x)$

DEFINITION: $\text{uint-to-nat}(x) = \text{fix}(x)$

The size of an integer. ‘int-rangep’ returns **t**, if $((-\exp(2, n - 1)) \leq \text{int}) \wedge (\text{int} < \exp(2, n - 1))$, and returns **f**, otherwise.

DEFINITION:
 $\text{int-rangep}(\text{int}, n)$
 $=$
if $n \simeq 0$ **then** $\text{fix-int}(\text{int}) = 0$
elseif $\text{negativevp}(\text{int})$ **then** $\text{negative-guts}(\text{int}) \leq \exp(2, n - 1)$
else $\text{int} < \exp(2, n - 1)$ **endif**

Two conversion functions for signed integer interpretation. ‘nat-to-int’ converts natural numbers to integers, ‘int-to-nat’ converts integers to natural numbers.

DEFINITION:
 $\text{nat-to-int}(x, n)$
 $=$
if $x < \exp(2, n - 1)$ **then** $\text{fix}(x)$
else $-(\exp(2, n) - x)$ **endif**

DEFINITION:
 $\text{int-to-nat}(x, \text{size})$
 $=$
if $\text{negativep}(x)$ **then** $\text{exp}(2, \text{size}) - \text{negative-guts}(x)$
else $\text{fix}(x)$ **endif**

7 Binary Trees for Memory

A binary tree is either **nil** or an object of the form (*value* $bt0 . bt1$), where $bt0$ and $bt1$ are binary trees and *value* is any object stored at that node.

‘value-field’ is a function of one argument. ‘value-field’ returns the object stored at the current node, i.e., the ‘car.’

DEFINITION:
 $\text{value-field}(bt)$
 $=$
if $\text{listp}(bt)$ **then** $\text{car}(bt)$
else 0 **endif**

‘branch0’ is a function of one argument, which should be a non-**nil** binary tree. ‘branch0’ returns the left branch, i.e., the ‘cadr.’

DEFINITION:
 $\text{branch0}(bt)$
 $=$
if $\text{listp}(bt)$ **then** $\text{cadr}(bt)$
else **nil** **endif**

‘branch1’ is a function of one argument, which should be a non-**nil** bin-tree. ‘branch1’ returns the right branch, i.e., the ‘caddr.’

DEFINITION:
 $\text{branch1}(bt)$
 $=$
if $\text{listp}(bt) \wedge \text{listp}(\text{cdr}(bt))$ **then** $\text{caddr}(bt)$
else **nil** **endif**

Construct a binary tree (*value* $br0 . br1$).

DEFINITION: $\text{make-bt}(\text{value}, br0, br1) = \text{cons}(\text{value}, \text{cons}(br0, br1))$

In order to execute MC68020 instructions reasonably efficiently in an applicative programming language, we implement memory using binary trees rather than simple linear lists or association lists. Binary trees give us logarithmic access and change times.

A memory state in this specification is actually given by a ‘cons’ of two binary trees, one that tells us ‘protection’ information about each byte of the

memory and one that is the ‘physical’ memory, i.e., the byte of data stored at each 32-bit address.

A completely ‘full’ binary tree would contain 2^{32} tips, and the explicit representation of such a tree would vastly exceed the memory capacity of any known implementation of Nqthm. Therefore, we assign meaning to non-full, i.e., partially full, binary trees, both for protection and for data.

To characterize, informally, the content and protection of an address in memory, let us momentarily view an address as a sequence of 32 bits, most significant bit on the left. By an ‘initial sequence’ of an address x , we mean a sequence to which one can append another possibly empty sequence on the right to obtain x . Thus **001** is an initial sequence of **0010011**. For a given memory data tree bt and address x , what is the content of bt at x ? Answer: if the subtree of bt obtained by taking the path through bt determined by any initial sequence of x is **nil**, then the content of bt at x is 0. Otherwise, the content is the value field at the subtree of bt determined by x . In other words, if bt is not sufficiently deep along the path x , then the content of bt at x is 0.

A memory protection tree map is a binary tree which has stored at each node, in the value cell, either **nil**, ‘**unavailable**’, ‘**rom**’, or ‘**unavailable rom**’. (The last of these has the same meaning as ‘**unavailable**’.) For a given memory protection tree map and address x , what is the protection status of map at x ? Answer: if ‘**unavailable**’ is a member of the value cell at any subtree of map obtained by taking the path through map determined by any initial subsequence of x , then the address x is said to be unavailable, and it may not be read or written (even as part of a word or long word operation) by any instruction. Moreover, if an address x is not unavailable by the preceding rule, but ‘**rom**’ is a member of any such value cell, then the address is said to be ROM and may not be written by any instruction. Instructions must come entirely from such ROM addresses. Finally, if an address is not unavailable or ROM by the preceding rules, we say that it is RAM, and it may be read or written by any instruction.

‘readp’ is a function of three arguments, x , map , and n . map should be a memory protection binary tree. x should be a natural number. n is the index of the ‘next bit’ to select upon in x while walking the x path through map . Typically ‘readp’ is called with n initially equal to 32 and map equal to the current memory protection map. ‘readp’ returns **f** if it encounters an ‘**unavailable**’ at a node on the x path through map (considering only the least n significant bits of x), and otherwise $readp$ returns **t**.

DEFINITION:

```
readp( $x, n, map$ )
  =
if ‘unavailable’  $\in$  value-field( $map$ ) then f
elseif ( $map \simeq \text{nil}$ )  $\vee$  ( $n \simeq 0$ ) then t
elseif b0p(bitn( $x, n - 1$ )) then readp( $x, n - 1, \text{branch}_0(map)$ )
```

```
else readp( $x, n - 1$ , branch1( $map$ )) endif
```

In our specification, programs can only be stored in ROM. The function ‘pc-readp’ returns **t** only when it hits a ‘**rom**’ at a node on the path x through map and only if there is no ‘**unavailable**’ at each node on the path x . n serves the same role it does in ‘readp’, as an index into x .

DEFINITION:

```
pc-readp( $x, n, map$ )
=
if ‘unavailable’  $\in$  value-field( $map$ ) then f
elseif ‘rom’  $\in$  value-field( $map$ ) then readp( $x, n, map$ )
elseif ( $map \simeq \text{nil}$ )  $\vee$  ( $n \simeq 0$ ) then f
elseif b0p(bitn( $x, n - 1$ )) then pc-readp( $x, n - 1, \text{branch0}(map)$ )
else pc-readp( $x, n - 1, \text{branch1}(map)$ ) endif
```

‘writep’ is a function of three arguments, x , n , and map . ‘ map ’ should be a memory protection binary tree. x should be a natural number. ‘writep’ returns **t** if it never encounters ‘**unavailable**’ or ‘**rom**’ at a node on the path x through map , otherwise **f**. n serves the same role it does in ‘readp’, as an index into x .

DEFINITION:

```
writep( $x, n, map$ )
=
if (‘unavailable’  $\in$  value-field( $map$ ))  $\vee$  (‘rom’  $\in$  value-field( $map$ ))
then f
elseif ( $map \simeq \text{nil}$ )  $\vee$  ( $n \simeq 0$ ) then t
elseif b0p(bitn( $x, n - 1$ )) then writep( $x, n - 1, \text{branch0}(map)$ )
else writep( $x, n - 1, \text{branch1}(map)$ ) endif
```

‘read’ is a function of three arguments, x , n , and bt . bt should be a binary tree, x and n should be natural numbers. ‘read’ returns the value component at the node reached by taking the path x through bt . n serves the same role it does in ‘readp’, as an index into x .

DEFINITION:

```
read( $x, n, bt$ )
=
if  $n \simeq 0$  then value-field( $bt$ )
elseif b0p(bitn( $x, n - 1$ )) then read( $x, n - 1, \text{branch0}(bt)$ )
else read( $x, n - 1, \text{branch1}(bt)$ ) endif
```

‘pc-read’ acts the same as read. But it is used in a quite different sense. So we introduce this dummy function.

DEFINITION: $\text{pc-read}(x, n, bt) = \text{read}(x, n, bt)$

‘write’ is a function of four arguments, $value$, x , n , and bt . $value$, x , and n should be nonnegative integers, and bt should be a binary tree. ‘write’ returns the binary tree obtained by updating bt at the address x . n serves the same role it does in ‘readp’, as an index into x .

DEFINITION:

```
write( $value, x, n, bt$ )
      =
if  $n \simeq 0$  then make-bt( $value$ , branch0( $bt$ ), branch1( $bt$ ))
elseif b0p(bitn( $x, n - 1$ ))
then make-bt(value-field( $bt$ ), write( $value, x, n - 1, branch0(bt)$ ), branch1( $bt$ ))
else make-bt(value-field( $bt$ ),
               branch0( $bt$ ),
               write( $value, x, n - 1, branch1(bt)$ )) endif
```

‘get-nth’ is a function of two arguments. The first should be a nonnegative integer and the second should be a list. ‘get-nth’ returns the n^{th} element of lst . Indexing is 0-based. For example, $\text{get-nth}(0, \text{list}(a, b, c)) = a$.

DEFINITION:

```
get-nth( $n, lst$ )
      =
if  $n \simeq 0$  then car( $lst$ )
else get-nth( $n - 1, cdr(lst)$ ) endif
```

‘put-nth’ is a function of three arguments: $value$, n , and lst . $value$ and n should be natural numbers, and lst should be a list. ‘put-nth’ returns a list like lst except that the n^{th} element has been changed to be $value$. Indexing is 0-based, e.g., $\text{put-nth}(d, 1, \text{list}(a, b, c)) = \text{list}(a, d, c)$.

DEFINITION:

```
put-nth( $value, n, lst$ )
      =
if  $n \simeq 0$  then cons( $value, cdr(lst)$ )
else cons(car( $lst$ ), put-nth( $value, n - 1, cdr(lst)$ )) endif
```

The size of the operand, given the operation length.

DEFINITION: $\text{op-sz}(oplen) = (oplen \div B)$

‘read-rn’ and ‘write-rn’ are two functions used to fetch and modify the register rn in the register file $regs$.

DEFINITION:

$\text{read-rn}(oplen, rn, regs) = \text{head}(\text{get-nth}(rn, regs), oplen)$

DEFINITION:
 $\text{write-rn}(\text{oplen}, \text{value}, \text{rn}, \text{regs})$
 $=$
 $\text{put-nth}(\text{replace}(\text{oplen}, \text{value}, \text{get-nth}(\text{rn}, \text{regs})), \text{rn}, \text{regs})$

A machine state is defined to be a list of length 5, say (*status* *regs* *pc* *ccr* *memory*), whose components have the following purposes: *status*, if it is not '**running**', is the reason that execution was stopped; *regs* holds the data registers and the address registers; *pc* is the program counter; *ccr* is the 16-bit condition code register; and *memory* is the memory, including protection information. The status field is set when we encounter an instruction which we do not choose to handle for some reason. Among the many reasons that might arise for setting the status field are (1) an illegal instruction, (2) a legal MC68020 instruction (e.g., CALLM) that this specification does not handle, and (3) an illegal addressing mode. To construct a state one uses the 5 argument function 'mc-state', giving it as arguments, in order, the halt-reason, the data and address registers, the pc, the ccr, and the memory. The five fields of a state can be accessed with the five accessor functions 'mc-status', 'mc-rfile', 'mc-pc', 'mc-ccr', and 'mc-mem.'

DEFINITION:
 $\text{mc-state}(\text{status}, \text{regs}, \text{pc}, \text{ccr}, \text{mem}) = \text{list}(\text{status}, \text{regs}, \text{pc}, \text{ccr}, \text{mem})$

DEFINITION: $\text{mc-status}(s) = \text{car}(s)$

DEFINITION: $\text{mc-rfile}(s) = \text{cadr}(s)$

DEFINITION: $\text{mc-pc}(s) = \text{head}(\text{caddr}(s), 32)$

DEFINITION: $\text{mc-ccr}(s) = \text{head}(\text{cadddr}(s), 8)$

DEFINITION: $\text{mc-mem}(s) = \text{caddddrr}(s)$

'len' is a function of one argument, *lst*, which should be a proper list. 'len' returns the length of *lst*, i.e., the number of elements in *lst*.

DEFINITION:
 $\text{len}(lst)$
 $=$
if $lst \simeq \text{nil}$ **then** 0
else $1 + \text{len}(\text{cdr}(lst))$ **endif**

'mc-haltp' returns t if some halting condition has been satisfied.

DEFINITION: $\text{mc-haltp}(s) = (\text{mc-status}(s) \neq \text{'running')}$

8 Operands from Memory

Everything in this section is machine dependent. We assume the memory capacity is 2^{32} . In our specification, the memory is a binary tree with depth 32.

DEFINITION: $\text{byte-readp}(x, \text{mem}) = \text{readp}(x, 32, \text{car}(\text{mem}))$

‘read-memp’ returns **t** if the k consecutive bytes in memory starting at x are readable, but returns **f** otherwise.

DEFINITION:
 $\text{read-memp}(x, \text{mem}, k)$
 $=$
if $k \simeq 0$ **then t**
else $\text{byte-readp}(\text{add}(32, x, k - 1), \text{mem}) \wedge \text{read-memp}(x, \text{mem}, k - 1)$ **endif**

‘word-readp’ determines whether both bytes of the word at the memory address x are readable.

DEFINITION: $\text{word-readp}(x, \text{mem}) = \text{read-memp}(x, \text{mem}, \text{wsz})$

‘long-readp’ determines whether all four bytes of the longword at the memory address x are readable.

DEFINITION: $\text{long-readp}(x, \text{mem}) = \text{read-memp}(x, \text{mem}, \text{lsz})$

Programs can only be stored in ROM. Assume that x is a pointer in some program segment. ‘pc-read-memp’ returns **t** if the next k consecutive bytes are ROM.

DEFINITION: $\text{pc-byte-readp}(x, \text{mem}) = \text{pc-readp}(x, 32, \text{car}(\text{mem}))$

DEFINITION:
 $\text{pc-read-memp}(x, \text{mem}, k)$
 $=$
if $k \simeq 0$ **then t**
else $\text{pc-byte-readp}(\text{add}(32, x, k - 1), \text{mem})$
 \wedge
 $\text{pc-read-memp}(x, \text{mem}, k - 1)$ **endif**

DEFINITION: $\text{pc-word-readp}(x, \text{mem}) = \text{pc-read-memp}(x, \text{mem}, \text{wsz})$

DEFINITION: $\text{pc-long-readp}(x, \text{mem}) = \text{pc-read-memp}(x, \text{mem}, \text{lsz})$

Read from the memory. ‘byte-read’ reads a byte from the memory.

DEFINITION: $\text{byte-read}(x, \text{mem}) = \text{head}(\text{read}(x, 32, \text{cdr}(\text{mem})), \text{B})$

Read k consecutive bytes from the memory at x to form a natural number. ‘read-mem’ is a function of three arguments, x , mem , and k . ‘read-mem’ returns the natural number obtained by ‘appending’ together the n bytes that are obtained by reading from mem at locations $addr, \dots, addr + n - 1$. The most significant byte is the one with the lowest memory address, and conversely, the least significant byte is the one with the highest memory address. This is known as the ‘Big Endian’ scheme of memory.

DEFINITION:

```
read-mem( $x, mem, k$ )
  =
if  $k \simeq 0$  then 0
else app( $B$ , byte-read(add(32,  $x, k - 1$ ),  $mem$ ), read-mem( $x, mem, k - 1$ )) endif
```

The two functions ‘word-read’ and ‘long-read’ use the function ‘read-mem’ to obtain a word or a long word from the memory.

DEFINITION: $\text{word-read}(x, mem) = \text{read-mem}(x, mem, \text{wsz})$

DEFINITION: $\text{long-read}(x, mem) = \text{read-mem}(x, mem, \text{lsz})$

Fetch instructions, by fetching bytes pointed to by the pc. This is the same as reading from memory. But we define a separate set of functions because we use them in a very different sense in our specification. ‘pc-byte-read’ reads a byte from the memory at pc.

DEFINITION:

```
pc-byte-read( $pc, mem$ ) = head(pc-read( $pc, 32, \text{cdr}(mem)$ ),  $B$ )
```

DEFINITION:

```
pc-read-mem( $pc, mem, k$ )
  =
if  $k \simeq 0$  then 0
else app( $B$ ,
  pc-byte-read(add(32,  $pc, k - 1$ ),  $mem$ ),
  pc-read-mem( $pc, mem, k - 1$ )) endif
```

‘pc-word-read’ reads a word from the memory at pc.

DEFINITION: $\text{pc-word-read}(pc, mem) = \text{pc-read-mem}(pc, mem, \text{wsz})$

‘pc-long-read’ reads a longword from the memory at pc.

DEFINITION: $\text{pc-long-read}(pc, mem) = \text{pc-read-mem}(pc, mem, \text{lsz})$

We define some bit field extractors. The function names reflect the meanings of the fields for MC68020 instructions.

The source register field. ‘s_rn’ is a function of one argument, ins , which should be a word, i.e., a 16-bit bit-vector. Nonnegative integer value of bits 0..2 of ins .

DEFINITION: $s_rn(ins) = \text{bits}(ins, 0, 2)$

The source mode field. Integer value of bits 3..5 of ins.

DEFINITION: $s_mode(ins) = \text{bits}(ins, 3, 5)$

The destination mode field. Integer value of bits 6..8 of ins.

DEFINITION: $d_mode(ins) = \text{bits}(ins, 6, 8)$

The destination register field. Integer value of bits 9..11 of ins.

DEFINITION: $d_rn(ins) = \text{bits}(ins, 9, 11)$

The op-mode field. Integer value of bits 6..8 of ins.

DEFINITION: $opmode-field(ins) = \text{bits}(ins, 6, 8)$

The condition field. Integer value of bits 8..11 of ins.

DEFINITION: $cond-field(ins) = \text{bits}(ins, 8, 11)$

By the “oplen” of an instruction we mean whether an instruction deals with a byte, word, long word, or quad word operation.

The oplen of the operation is normally determined by bits 6 and 7. ‘oplen’ is a function of one argument, ins , which normally is the first word of an instruction.

67	(common bit numbers)
00	byte
10	word
01	long word
11	illegal, but we return (qsz).

DEFINITION: $op-len(ins) = (\text{B} * \exp(2, \text{bits}(ins, 6, 7)))$

9 Storing the Result

‘byte-writep’ determines whether the location x is writable with respect to the current memory.

DEFINITION: $\text{byte-writep}(x, mem) = \text{writep}(x, 32, \text{car}(mem))$

‘write-memp’ determines whether the k consecutive bytes starting at address x in the memory are writable.

DEFINITION:
 $\text{write-memp}(x, mem, k)$
=
if $k \simeq 0$ **then t**
else $\text{byte-writep}(\text{add}(32, x, k - 1), mem) \wedge \text{write-memp}(x, mem, k - 1)$ **endif**

‘write-mem’ is a function of four arguments, $value$, x , mem , and k . $value$ should be a natural number, namely the thing we are storing; x should be a natural number, namely the address at which to store $value$; mem is the memory; k is the number of bytes to store. We store the bytes one byte at a time, storing the most significant byte of $value$ first, at location x , and storing subsequently, decreasingly significant bytes at increasing addresses.

DEFINITION:

$$\begin{aligned} \text{byte-write}(&value, x, mem) \\ &= \\ &\text{cons}(\text{car}(mem), \text{write}(\text{head}(value, B), x, 32, \text{cdr}(mem))) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{write-mem}(&value, x, mem, k) \\ &= \\ &\text{if } k \simeq 0 \text{ then } mem \\ &\text{else write-mem(tail}(value, B), \\ &\quad x, \\ &\quad \text{byte-write}(value, \text{add}(32, x, k - 1), mem), \\ &\quad k - 1) \text{ endif} \end{aligned}$$

Obtain c , v , z , n , and x from CCR. The following five functions ‘ccr-c’, ‘ccr-v’, ‘ccr-z’, ‘ccr-n’, and ‘ccr-x’ simply access the five correspondingly named bits of the CCR. We use them to specify the condition cc in the bcc instruction.

DEFINITION: $\text{ccr-c}(ccr) = \text{bitn}(ccr, 0)$

DEFINITION: $\text{ccr-v}(ccr) = \text{bitn}(ccr, 1)$

DEFINITION: $\text{ccr-z}(ccr) = \text{bitn}(ccr, 2)$

DEFINITION: $\text{ccr-n}(ccr) = \text{bitn}(ccr, 3)$

DEFINITION: $\text{ccr-x}(ccr) = \text{bitn}(ccr, 4)$

Whenever instructions update the CCR, ‘cvznx’ simply generates a new partial CCR consisting of the new cvznx-flags.

DEFINITION:

$$\begin{aligned} \text{cvznx}(&c, v, z, n, x) \\ &= \\ &(\text{fix-bit}(c) \\ &\quad + \\ &\quad ((2 * \text{fix-bit}(v)) \\ &\quad + \\ &\quad ((4 * \text{fix-bit}(z)) + ((8 * \text{fix-bit}(n)) + (16 * \text{fix-bit}(x)))))) \end{aligned}$$

‘set-cvznx’ replaces the old flags in CCR by the given flags.

DEFINITION: $\text{set-cvznx}(cvznx, ccr) = \text{replace}(5, cvznx, ccr)$

DEFINITION:

$$\begin{aligned} \text{set-c}(c, ccr) \\ = \\ \text{set-cvznx}(\text{cvznx}(c, \text{ccr-v}(ccr), \text{ccr-z}(ccr), \text{ccr-n}(ccr), \text{ccr-x}(ccr)), ccr) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{set-v}(v, ccr) \\ = \\ \text{set-cvznx}(\text{cvznx}(\text{ccr-c}(ccr), v, \text{ccr-z}(ccr), \text{ccr-n}(ccr), \text{ccr-x}(ccr)), ccr) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{set-z}(z, ccr) \\ = \\ \text{set-cvznx}(\text{cvznx}(\text{ccr-c}(ccr), \text{ccr-v}(ccr), z, \text{ccr-n}(ccr), \text{ccr-x}(ccr)), ccr) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{set-n}(n, ccr) \\ = \\ \text{set-cvznx}(\text{cvznx}(\text{ccr-c}(ccr), \text{ccr-v}(ccr), \text{ccr-z}(ccr), n, \text{ccr-x}(ccr)), ccr) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{set-x}(x, ccr) \\ = \\ \text{set-cvznx}(\text{cvznx}(\text{ccr-c}(ccr), \text{ccr-v}(ccr), \text{ccr-z}(ccr), \text{ccr-n}(ccr), x), ccr) \end{aligned}$$

To halt the machine, we simply put the halting reason “signal” in the machine state.

DEFINITION:

$$\begin{aligned} \text{halt}(signal, s) \\ = \\ \text{mc-state}(signal, \text{mc-rfile}(s), \text{mc-pc}(s), \text{mc-ccr}(s), \text{mc-mem}(s)) \end{aligned}$$

To update the register file in the state s .

DEFINITION:

$$\begin{aligned} \text{update-rfile}(new-rfile, s) \\ = \\ \text{mc-state}(\text{mc-status}(s), new-rfile, \text{mc-pc}(s), \text{mc-ccr}(s), \text{mc-mem}(s)) \end{aligned}$$

To update the program counter in the state s .

DEFINITION:

$$\begin{aligned} \text{update-pc}(\text{new-}\text{pc}, s) \\ = \\ \text{mc-state}(\text{mc-status}(s), \text{mc-rfile}(s), \text{new-}\text{pc}, \text{mc-}\text{CCR}(s), \text{mc-mem}(s)) \end{aligned}$$

To update the condition code in the state s .

DEFINITION:

$$\begin{aligned} \text{update-CCR}(\text{new-CCR}, s) \\ = \\ \text{mc-state}(\text{mc-status}(s), \\ \quad \text{mc-rfile}(s), \\ \quad \text{mc-}\text{PC}(s), \\ \quad \text{set-cvznx}(\text{new-CCR}, \text{mc-}\text{CCR}(s)), \\ \quad \text{mc-mem}(s)) \end{aligned}$$

To update the memory in the state s .

DEFINITION:

$$\begin{aligned} \text{update-mem}(\text{new-mem}, s) \\ = \\ \text{mc-state}(\text{mc-status}(s), \text{mc-rfile}(s), \text{mc-}\text{PC}(s), \text{mc-}\text{CCR}(s), \text{new-}\text{mem}) \end{aligned}$$

‘read-dn’ and ‘read-an’ are used to fetch data and address registers in the machine state s .

$$\text{DEFINITION: } \text{read-dn}(\text{oplen}, \text{dn}, s) = \text{read-rn}(\text{oplen}, \text{dn}, \text{mc-rfile}(s))$$

DEFINITION:

$$\text{read-an}(\text{oplen}, \text{an}, s) = \text{read-rn}(\text{oplen}, 8 + \text{an}, \text{mc-rfile}(s))$$

‘write-dn’ and ‘write-an’ are used to modify data and address registers in the machine state s . They return the modified machine state.

DEFINITION:

$$\begin{aligned} \text{write-dn}(\text{oplen}, \text{value}, \text{dn}, s) \\ = \\ \text{update-rfile}(\text{write-rn}(\text{oplen}, \text{value}, \text{dn}, \text{mc-rfile}(s)), s) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{write-an}(\text{oplen}, \text{value}, \text{an}, s) \\ = \\ \text{update-rfile}(\text{write-rn}(\text{oplen}, \text{value}, 8 + \text{an}, \text{mc-rfile}(s)), s) \end{aligned}$$

‘sp’ is the constant 7, which refers to the stack pointer sp(a7) in the address register file.

$$\text{DEFINITION: } \text{SP} = 7$$

‘read-sp’ is a function that fetches the stack pointer in the given state s .

DEFINITION: $\text{read-sp}(s) = \text{read-an}(\text{L}, \text{SP}, s)$

‘write-sp’ is a function of two arguments, $value$ and s . It returns a new machine state with the stack pointer updated to value.

DEFINITION: $\text{write-sp}(value, s) = \text{write-an}(\text{L}, value, \text{SP}, s)$

‘push-up’ pushes $value$ onto the sp stack and increments sp.

DEFINITION:

```
push-sp(opsz, value, s)
  =
let sp be sub(L, opsz, read-sp(s))
in
if write-memp(sp, mc-mem(s), opsz)
then update-mem(write-mem(value, sp, mc-mem(s), opsz), write-sp(sp, s))
else halt(WRITE-SIGNAL, s) endif endlet
```

10 Retrieving the Operand According to Oplen

The function ‘operand’ returns the operand based on the given $addr$. $addr$ should be a cons; the ‘car’ tells us where to retrieve the operand, the ‘cdr’ provides the real address.

DEFINITION:

```
operand(oplen, addr, s)
  =
if car(addr) = 'd then read-dn(oplen, cdr(addr), s)
elseif car(addr) = 'a then read-an(oplen, cdr(addr), s)
elseif car(addr) = 'm then read-mem(cdr(addr), mc-mem(s), op-sz(oplen))
else cdr(addr) endif
```

11 Effective Address Calculation

We now begin the definition of a collection of functions culminating in the function ‘effec-addr’, which computes “the effective address” for MC68020 instructions. (Actually, some instructions, e.g., the MOVE instruction, compute two effective addresses.)

In his Ph. D. thesis, Warren Hunt specified the FM8502 microprocessor in the Nqthm logic [1]. In Hunt’s FM8502 there is only one instruction format. Therefore in the FM8502 “soft-machine” specification one can compute the effective addresses before looking at the op-code. But in the MC68020, there are several instruction formats, and the algorithm for computing effective addresses

depends upon what the op-code is. So we cannot handle instructions as uniformly as in FM8502. We have to know what the op-code is at a very early stage in the implementation.

Pre-effect and post-effect are two functions used in address register predecrement and postincrement.

DEFINITION:

```
post-effect (oplen, rn, addr)
  =
if (rn = SP) and (oplen = B) then add (L, addr, WSZ)
else add (L, addr, op-sz (oplen)) endif
```

DEFINITION:

```
pre-effect (oplen, rn, addr)
  =
if (rn = SP) and (oplen = B) then sub (L, WSZ, addr)
else sub (L, op-sz (oplen), addr) endif
```

For each of the different effective addressing modes, we define a function that “does the work.” In each case, the function takes as its argument the current value of the state, *s*. Some may take other parameters. In each case a ‘cons’ is returned, consisting of (a) an internal state with possible an and pc updates after the effective address calculation; (b) the effective address, normally another cons indicating where to look and where to get the operands.

Register direct modes. Data register direct (000) and address register direct (001). Number of extension words: 0.

‘dn-direct’ is a function of two arguments, *rn* and *s*. *rn* should be a natural number and *s* should be an mc-state. Mode 000.

DEFINITION: dn-direct (*rn*, *s*) = cons (*s*, cons ('d, *rn*))

‘an-direct’ is a function of two arguments, *rn* and *s*. *rn* should be a natural number and *s* should be an mc-state. Mode 001.

DEFINITION: an-direct (*rn*, *s*) = cons (*s*, cons ('a, *rn*))

Memory address modes. The pc argument to these effective address subroutines need not be the actual pc of the instruction. In the case of the MOVE instruction, which involves two effective address calculations, the pc will point to the word before the “next” possible byte in the memory which is to be used as an extension word. For example, the instruction

i: move (1,a0) (2,a2)

i.e., move the word at $1 + (a_0)$ to $2 + (a_2)$, requires altogether 3 words because two extension words are required, one for each of the displacements (1 and 2). When we invoke the function ‘addr-disp’ for the calculation of the first effective address, the pc will be i . But when we again invoke the function ‘addr-disp’ for the calculation of the second effective address, the pc will be $i+2$.

A subtlety about pc displacement. The one MC68020 instruction that involves two effective address calculations, the MOVE instruction, will have its second effective address calculation performed by us with the pc not pointing necessarily to the MOVE instruction but rather (possibly) pointing to the next word after the calculation of the first effective address. However, this discrepancy does not cause a problem with pc relative addressing because pc relative addressing is prohibited in the second effective address calculation.

Address register indirect, mode 010. Number of extension words: 0. ‘addr-indirect’ is a function of two arguments, rn and s . rn should be a natural number and s should be a machine state. It returns the contents of the rn element of the address register file.

DEFINITION:

$$\text{addr-indirect}(rn, s) = \text{cons}(s, \text{cons}('m, \text{read-an}(L, rn, s)))$$

Address register indirect with postincrement, mode 011. Number of extension words: 0.

DEFINITION:

$$\begin{aligned} \text{addr-postinc}(oplen, rn, s) \\ = \\ \text{let } addr \text{ be } \text{read-an}(L, rn, s) \\ \text{in } \\ \text{cons}(\text{write-an}(L, \text{post-effect}(oplen, rn, addr)), rn, s), \text{cons}('m, addr)) \text{ endlet} \end{aligned}$$

Address register indirect with predecrement, mode 100. Number of extension words: 0. The function ‘addr-predec’ returns a cons of the given state s and the contents of the rn element of the register file after the register has been predecremented.

DEFINITION:

$$\begin{aligned} \text{addr-predec}(oplen, rn, s) \\ = \\ \text{let } addr \text{ be } \text{read-an}(L, rn, s) \\ \text{in } \\ \text{cons}(\text{write-an}(L, \text{pre-effect}(oplen, rn, addr)), rn, s), \\ \text{cons}('m, \text{pre-effect}(oplen, rn, addr))) \text{ endlet} \end{aligned}$$

Address register indirect with index, mode 101. Number of extension words: 1. We now begin handling an effective address calculation which involves an

extension word. In this mode, we add in the sign-extended 16-bit quantity in the word after the pc. We return a cons with (a) the state with pc incremented and (b) the sum of the address register rn and the sign-extended contents of the next word.

DEFINITION:

```
addr-disp ( $pc, rn, s$ )
  =
if pc-word-readp ( $pc, mc\text{-mem}(s)$ )
then cons (update-pc (add (L,  $pc$ , WSZ),  $s$ ),
           cons ('m,
                  add (L, read-an (L,  $rn$ ,  $s$ ), ext (w, pc-word-read ( $pc, mc\text{-mem}(s)$ ), L)))
else cons (halt (PC-SIGNAL,  $s$ ), nil) endif
```

Address register indirect with index (8-bit displacement), mode 110. Number of extension words: 1.

DEFINITION: $\text{index-rn}(\text{indexwd}) = \text{bits}(\text{indexwd}, 12, 14)$

DEFINITION:

```
index-register ( $\text{indexwd}, s$ )
  =
if b0p (bitn ( $\text{indexwd}, 15$ ))
then if b0p (bitn ( $\text{indexwd}, 11$ )) then ext (w, read-dn (w, index-rn ( $\text{indexwd}$ ),  $s$ ), L)
      else read-dn (L, index-rn ( $\text{indexwd}$ ),  $s$ ) endif
elseif b0p (bitn ( $\text{indexwd}, 11$ )) then ext (w, read-an (w, index-rn ( $\text{indexwd}$ ),  $s$ ), L)
      else read-an (L, index-rn ( $\text{indexwd}$ ),  $s$ ) endif
```

DEFINITION:

```
ir-scaled ( $\text{indexwd}, s$ )
  =
asl (L, index-register ( $\text{indexwd}, s$ ), bits ( $\text{indexwd}, 9, 10$ ))
```

DEFINITION:

```
addr-index-disp ( $pc, rn, \text{indexwd}, s$ )
  =
cons (update-pc ( $pc, s$ ),
       cons ('m,
              add (L,
                  add (L, read-an (L,  $rn$ ,  $s$ ), ext (B, head ( $\text{indexwd}, B$ ), L)),
                  ir-scaled ( $\text{indexwd}, s$ ))))
```

Address register indirect with index (base displacement), mode 110. Number of extension words: 1, 2, or 3.

DEFINITION:

addr-index-bd (pc , $addr$, $indexwd$, s)
= cons (update-pc (pc , s), cons ('m, add (L, $addr$, ir-scaled ($indexwd$, s))))

Memory indirect without index, mode 110. Number of extension words: 1, 2, 3, 4, or 5.

DEFINITION:

mem-indirect (pc , $addr$, $olen$, s)
= if long-readp ($addr$, mc-mem (s))
then if pc-read-memp (pc , mc-mem (s), op-sz ($olen$))
then cons (update-pc (add (L, pc , op-sz ($olen$)), s),
cons ('m,
add (L,
long-read ($addr$, mc-mem (s)),
ext ($olen$, pc-read-mem (pc , mc-mem (s), op-sz ($olen$)), L))))
else cons (halt (PC-SIGNAL, s), nil) endif
else cons (halt (READ-SIGNAL, s), nil) endif

Memory indirect postindexed mode.

DEFINITION:

mem-postindex (pc , $addr$, $indexwd$, $olen$, s)
= if long-readp ($addr$, mc-mem (s))
then if pc-read-memp (pc , mc-mem (s), op-sz ($olen$))
then cons (update-pc (add (L, pc , op-sz ($olen$)), s),
cons ('m,
add (L,
add (L, long-read ($addr$, mc-mem (s)), ir-scaled ($indexwd$, s)),
ext ($olen$, pc-read-mem (pc , mc-mem (s), op-sz ($olen$)), L))))
else cons (halt (PC-SIGNAL, s), nil) endif
else cons (halt (READ-SIGNAL, s), nil) endif

Memory indirect preindexed mode.

DEFINITION:

mem-preindex (pc , $addr$, $indexwd$, $olen$, s)
= mem-indirect (pc , add (L, $addr$, ir-scaled ($indexwd$, s)), $olen$, s)

DEFINITION: i-is ($indexwd$) = bits ($indexwd$, 0, 2)

The base displacement has been added to $addr$, if necessary. ‘addr-index3’ is to consider the index register and index/indirect selection.

DEFINITION:

```

addr-index3 (pc, addr, indexwd, s)
  =
if b0p (bitn (indexwd, 6))
then if i-is(indexwd) < 4
  then if i-is(indexwd) < 2
    then if i-is(indexwd) = 0 then addr-index-bd (pc, addr, indexwd, s)
      else mem-preindex (pc, addr, indexwd, 0, s) endif
    elseif i-is(indexwd) = 2 then mem-preindex (pc, addr, indexwd, W, s)
      else mem-preindex (pc, addr, indexwd, L, s) endif
    elseif i-is(indexwd) < 6
      then if i-is(indexwd) = 4 then cons (halt (RESERVED-SIGNAL, s), nil)
        else mem-postindex (pc, addr, indexwd, 0, s) endif
      elseif i-is(indexwd) = 6 then mem-postindex (pc, addr, indexwd, W, s)
        else mem-postindex (pc, addr, indexwd, L, s) endif
    elseif i-is(indexwd) < 4
    then if i-is(indexwd) < 2
      then if i-is(indexwd) = 0 then cons (update-pc (pc, s), cons ('m, addr))
        else mem-indirect (pc, addr, 0, s) endif
      elseif i-is(indexwd) = 2 then mem-indirect (pc, addr, W, s)
        else mem-indirect (pc, addr, L, s) endif
    else cons (halt (RESERVED-SIGNAL, s), nil) endif

```

DEFINITION: $bd\text{-sz}(\text{indexwd}) = \text{bits}(\text{indexwd}, 4, 5)$

The address register (base register) has been added to *addr*, if necessary.
 ‘addr-index2’ is to consider the base displacement.

DEFINITION:

```

addr-index2 (pc, addr, indexwd, s)
  =
if bd-sz (indexwd) < 2
then if bd-sz (indexwd) = 0 then cons (halt (RESERVED-SIGNAL, s), nil)
  else addr-index3 (pc, addr, indexwd, s) endif
elseif bd-sz (indexwd) = 2
then if pc-word-readp (pc, mc-mem (s))
  then addr-index3 (add (L, pc, wsz),
    add (L, addr, ext (W, pc-word-read (pc, mc-mem (s)), L)),
    indexwd,
    s)
  else cons (halt (PC-SIGNAL, s), nil) endif
elseif pc-long-readp (pc, mc-mem (s))
then addr-index3 (add (L, pc, LSZ),
  add (L, addr, pc-long-read (pc, mc-mem (s))),
  indexwd,
  s)

```

s)
else cons (halt (PC-SIGNAL, s), nil) **endif**

DEFINITION:

bs-register (*rn*, *indexwd*, *s*)
=
if b0p (bitn (*indexwd*, 7)) **then** read-an (LSZ, *rn*, *s*)
else 0 **endif**

‘addr-index1’ is to consider the address register (base register).

DEFINITION:

addr-index1 (*pc*, *rn*, *indexwd*, *s*)
=
if b0p (bitn (*indexwd*, 8)) **then** addr-index-disp (*pc*, *rn*, *indexwd*, *s*)
elseif b0p (bitn (*indexwd*, 3))
then addr-index2 (*pc*, bs-register (*rn*, *indexwd*, *s*), *indexwd*, *s*)
else cons (halt (RESERVED-SIGNAL, *s*), nil) **endif**

DEFINITION:

addr-index (*pc*, *rn*, *s*)
=
if pc-word-readp (*pc*, mc-mem (*s*))
then addr-index1 (add (L, *pc*, WSZ), *rn*, pc-word-read (*pc*, mc-mem (*s*)), *s*)
else cons (halt (PC-SIGNAL, *s*), nil) **endif**

Absolute short address. Mode 111, rn 000.

DEFINITION:

absolute-short (*pc*, *s*)
=
if pc-word-readp (*pc*, mc-mem (*s*))
then cons (update-pc (add (L, *pc*, WSZ), *s*),
cons ('m, ext (W, pc-word-read (*pc*, mc-mem (*s*)), L)))
else cons (halt (PC-SIGNAL, *s*), nil) **endif**

Absolute long address. Mode 111, rn 001.

DEFINITION:

absolute-long (*pc*, *s*)
=
if pc-long-readp (*pc*, mc-mem (*s*))
then cons (update-pc (add (L, *pc*, LSZ), *s*), cons ('m, pc-long-read (*pc*, mc-mem (*s*))))
else cons (halt (PC-SIGNAL, *s*), nil) **endif**

Surprisingly, the design of the MC68020 deliberately avoids having two program counter addressing modes. This specification here relies on this very fact.

Program counter indirect with displacement. Mode 111, rn 010. Number of extension words: 1.

DEFINITION:

```
pc-disp (pc, s)
=
if pc-word-readp (pc, mc-mem (s))
then cons (update-pc (add (L, pc, WSZ), s),
           cons ('m, add (L, pc, ext (W, pc-word-read (pc, mc-mem (s)), L))))
else cons (halt (PC-SIGNAL, s), nil) endif
```

Program counter indirect with index (8-bit displacement). mode 111, rn 011.

DEFINITION:

```
pc-index-disp (pc, indexwd, s)
=
cons (update-pc (add (L, pc, WSZ), s),
      cons ('m, add (L, add (L, pc, ext (B, head (indexwd, B), L)), ir-scaled (indexwd, s))))
```

Program counter indirect with index (base displacement) mode.

Program counter memory indirect postindexed mode.

Program counter memory indirect preindexed mode.

DEFINITION:

```
bs-pc (pc, indexwd)
=
if b0p (bitn (indexwd, 7)) then pc
else 0 endif
```

DEFINITION:

```
pc-index1 (pc, indexwd, s)
=
if b0p (bitn (indexwd, 8)) then pc-index-disp (pc, indexwd, s)
elseif b0p (bitn (indexwd, 3))
then addr-index2 (add (L, pc, WSZ), bs-pc (pc, indexwd), indexwd, s)
else cons (halt (RESERVED-SIGNAL, s), nil) endif
```

DEFINITION:

```
pc-index (pc, s)
=
if pc-word-readp (pc, mc-mem (s))
then pc-index1 (pc, pc-word-read (pc, mc-mem (s)), s)
else cons (halt (PC-SIGNAL, s), nil) endif
```

Immediate data. Mode 111, rn 100. Number of extension words: 1 or 2.

DEFINITION:

```
immediate (oplen, pc, s)
=
if oplen = B
then if pc-word-readp (pc, mc-mem(s))
    then cons (update-pc (add (L, pc, WSZ), s),
               cons ('i, pc-byte-read (add (L, pc, BSZ), mc-mem(s))))
        else cons (halt (PC-SIGNAL, s), nil) endif
elseif pc-read-memp (pc, mc-mem(s), op-sz (oplen))
then cons (update-pc (add (L, pc, op-sz (oplen)), s),
           cons ('i, pc-read-mem (pc, mc-mem(s), op-sz (oplen))))
else cons (halt (PC-SIGNAL, s), nil) endif
```

Effective address calculation. ‘effec-addr’ is a function of four arguments, *oplen*, *mode*, *rn*, and *s*. ‘*oplen*’ should be B, W, or L; it is the size of the datum we are computing the effective address of. *mode* is a natural number extracted from the first word of the instruction; *mode* indicates pre-decrement, post-increment, etc. *rn* is a natural number extracted from the first word of the instruction; *rn* designates a register. *s* the current machine state. ‘effec-addr’ returns a pair, or ‘cons’ as it is called in Lisp and Nqthm. The first element (or ‘car’) of this pair is an internal state after this effective address calculation. The second element (or cdr) is another ‘cons’ consisting of the direction (‘d’, ‘a’, ‘m, or ‘i), and the effective address (a nonnegative integer). Because MC68020 instructions can be as many as 11 words long, the calculation of the next pc is intimately tied to the effective address calculation.

DEFINITION:

```
effec-addr (oplen, mode, rn, s)
=
if mode < 4
then if mode < 2
    then if mode = 0 then dn-direct (rn, s)
        else an-direct (rn, s) endif
    elseif mode = 2 then addr-indirect (rn, s)
        else addr-postinc (oplen, rn, s) endif
elseif mode < 6
then if mode = 4 then addr-predec (oplen, rn, s)
    else addr-disp (mc-pc (s), rn, s) endif
elseif mode = 6 then addr-index (mc-pc (s), rn, s)
elseif rn < 4
then if rn < 2
    then if rn = 0 then absolute-short (mc-pc (s), s)
        else absolute-long (mc-pc (s), s) endif
```

```

elseif rn = 2 then pc-disp(mc-pc(s), s)
else pc-index(mc-pc(s), s) endif
else immediate(open, mc-pc(s), s) endif

```

Given an effective address field, test if it is one of the existing addressing modes.

DEFINITION:

```

addr-modep(mode, rn)
=
if mode = 7 then rn ≤ 4
else t endif

```

Given an effective address field, test if it is a data addressing mode.

DEFINITION:

```

data-addr-modep(mode, rn)
=
if mode = 7 then rn ≤ 4
else mode ≠ 1 endif

```

Given an effective address field, test if it is a memory addressing mode.

DEFINITION:

```

memory-addr-modep(mode, rn)
=
if mode = 7 then rn ≤ 4
else mode ≥ 2 endif

```

Given an effective address field, test if it is a control addressing mode.

DEFINITION:

```

control-addr-modep(mode, rn)
=
if mode = 7 then rn ≤ 3
else (mode = 2) ∨ (mode ≥ 5) endif

```

Given an effective address field, test if it is an alterable addressing mode.

DEFINITION:

```

alterable-addr-modep(mode, rn)
=
((mode ≠ 7) ∨ (rn = 0) ∨ (rn = 1))

```

‘dn-direct-modep’ returns **t** if the addressing mode is a data register direct.
Returns **f** otherwise.

DEFINITION: dn-direct-modep(mode) = (mode = 0)

‘an-direct-modep’ returns **t** if the addressing mode is an address register direct, and returns **f** otherwise.

DEFINITION: $\text{an-direct-modep}(\text{mode}) = (\text{mode} = 1)$

Postincrement.

DEFINITION: $\text{postinc-modep}(\text{mode}) = (\text{mode} = 3)$

Predecrement.

DEFINITION: $\text{predec-modep}(\text{mode}) = (\text{mode} = 4)$

DEFINITION:

$\text{idata-modep}(\text{mode}, \text{rn}) = ((\text{mode} = 7) \wedge (\text{rn} = 4))$

In address register direct (001), a byte size operation is not allowed.

DEFINITION:

$\text{byte-an-direct-modep}(\text{oplen}, \text{mode})$
 $=$
 $((\text{oplen} = B) \wedge \text{an-direct-modep}(\text{mode}))$

An internal state in the execution of one instruction.

DEFINITION:

$\text{mc-instate}(\text{oplen}, \text{ins}, s)$
 $=$
let $s\&addr$ **be** $\text{effec-addr}(\text{oplen}, \text{s_mode}(\text{ins}), \text{s_rn}(\text{ins}), s)$
in
if $\text{cadr}(s\&addr) = 'm'$
then if $\text{read-memp}(\text{cddr}(s\&addr), \text{mc-mem}(s), \text{op-sz}(\text{oplen}))$ **then** $s\&addr$
else $\text{cons}(\text{halt}(\text{READ-SIGNAL}, s), \text{nil})$ **endif**
else $s\&addr$ **endif** **endlet**

Mapping functions. ‘mapping’ finishes the execution of instructions. ‘mapping’ maps a machine state into the next state.

DEFINITION:

$\text{d-mapping}(\text{oplen}, v\&cvznx, \text{addr}, s)$
 $=$
 $\text{mc-state}(\text{mc-status}(s),$
 $\quad \text{write-rn}(\text{oplen}, \text{car}(v\&cvznx), \text{addr}, \text{mc-rfile}(s)),$
 $\quad \text{mc-pc}(s),$
 $\quad \text{set-cvznx}(\text{cdr}(v\&cvznx), \text{mc-ccr}(s)),$
 $\quad \text{mc-mem}(s))$

DEFINITION:

```
a-mapping(oplen, v&cvznx, addr, s)
  =
  mc-state(mc-status(s),
            write-rn(oplen, car(v&cvznx), 8 + addr, mc-rfile(s)),
            mc-pc(s),
            set-cvznx(cdr(v&cvznx), mc-ccr(s)),
            mc-mem(s))
```

DEFINITION:

```
m-mapping(oplen, v&cvznx, addr, s)
  =
  if write-memp(addr, mc-mem(s), op-sz(oplen))
  then mc-state(mc-status(s),
                mc-rfile(s),
                mc-pc(s),
                set-cvznx(cdr(v&cvznx), mc-ccr(s)),
                write-mem(car(v&cvznx), addr, mc-mem(s), op-sz(oplen)))
  else halt(WRITE-SIGNAL, s) endif
```

DEFINITION:

```
mapping(oplen, v&cvznx, s&addr)
  =
  if cadr(s&addr) = 'd
  then d-mapping(oplen, v&cvznx, caddr(s&addr), car(s&addr))
  elseif cadr(s&addr) = 'a
  then a-mapping(oplen, v&cvznx, caddr(s&addr), car(s&addr))
  else m-mapping(oplen, v&cvznx, caddr(s&addr), car(s&addr)) endif
```

12 The Individual Instructions

ADD instruction. The computation of the condition code register(CCR).

DEFINITION:

```
add-c(n, sopd, dopd)
  =
  let result be add(n, sopd, dopd)
  in
    b-or(b-or(b-and(bitn(sopd, n - 1), bitn(dopd, n - 1)),
              b-and(b-not(bitn(result, n - 1)), bitn(dopd, n - 1))),
         b-and(bitn(sopd, n - 1), b-not(bitn(result, n - 1)))) endlet
```

DEFINITION:

```
add-v(n, sopd, dopd)
```

```

 $\equiv$ 
let result be add(n, sopd, dopd)
in
  b-or(b-and(b-and(bitn(sopd, n - 1), bitn(dopd, n - 1)),
              b-not(bitn(result, n - 1))),
        b-and(b-and(b-not(bitn(sopd, n - 1)), b-not(bitn(dopd, n - 1))),
              bitn(result, n - 1))) endlet

```

DEFINITION:

```

add-z(oplen, sopd, dopd)
 $\equiv$ 
if add(oplen, dopd, sopd) = 0 then B1
else B0 endif

```

DEFINITION:

```

add-n(oplen, sopd, dopd)
 $\equiv$ 
if add(oplen, dopd, sopd) < exp(2, oplen - 1) then B0
else B1 endif

```

DEFINITION:

```

add-cvznx(oplen, sopd, dopd)
 $\equiv$ 
cvznx(add-c(oplen, sopd, dopd),
       add-v(oplen, sopd, dopd),
       add-z(oplen, sopd, dopd),
       add-n(oplen, sopd, dopd),
       add-c(oplen, sopd, dopd))

```

The effects of the execution of an ADD instruction are given as follows.

DEFINITION:

```

add-effect(oplen, sopd, dopd)
 $\equiv$ 
cons(add(oplen, dopd, sopd), add-cvznx(oplen, sopd, dopd))

```

Test if the addressing mode is legal.

DEFINITION:

```

add-addr-modep1(oplen, ins)
 $\equiv$ 
(addr-modep(s-mode(ins), s-rn(ins))
 $\wedge$ 
( $\neg$  byte-an-direct-modep(oplen, s-mode(ins))))

```

DEFINITION:
 $\text{add-addr-modep2}(\text{ins})$

$$= \\ (\text{alterable-addr-modep}(\text{s_mode}(\text{ins}), \text{s_rn}(\text{ins})) \\ \wedge \\ \text{memory-addr-modep}(\text{s_mode}(\text{ins}), \text{s_rn}(\text{ins})))$$

An execution of an ADD instruction.

DEFINITION:

$$\begin{aligned} \text{add-ins1}(\text{oplen}, \text{ins}, \text{s}) &= \\ \text{if add-addr-modep1}(\text{oplen}, \text{ins}) & \\ \text{then let } s\&\text{addr} \text{ be } \text{mc-instate}(\text{oplen}, \text{ins}, \text{s}) & \\ \text{in} & \\ \text{if mc-haltp}(\text{car}(s\&\text{addr})) \text{ then car}(s\&\text{addr}) & \\ \text{else d-mapping}(\text{oplen}, & \\ \text{add-effect}(\text{oplen}, & \\ \text{operand}(\text{oplen}, \text{cdr}(s\&\text{addr}), \text{s}), & \\ \text{read-dn}(\text{oplen}, \text{d_rn}(\text{ins}), \text{s})), & \\ \text{d_rn}(\text{ins}), & \\ \text{car}(s\&\text{addr})) \text{ endif endlet} & \\ \text{else halt(MODE-SIGNAL, s)} \text{ endif} & \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{add-mapping}(\text{opd}, \text{oplen}, \text{ins}, \text{s}) &= \\ \text{let } s\&\text{addr} \text{ be } \text{mc-instate}(\text{oplen}, \text{ins}, \text{s}) & \\ \text{in} & \\ \text{if mc-haltp}(\text{car}(s\&\text{addr})) \text{ then car}(s\&\text{addr}) & \\ \text{else mapping}(\text{oplen}, & \\ \text{add-effect}(\text{oplen}, \text{opd}, \text{operand}(\text{oplen}, \text{cdr}(s\&\text{addr}), \text{s})), & \\ s\&\text{addr}) \text{ endif endlet} & \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{add-ins2}(\text{oplen}, \text{ins}, \text{s}) &= \\ \text{if add-addr-modep2}(\text{ins}) & \\ \text{then add-mapping}(\text{read-dn}(\text{oplen}, \text{d_rn}(\text{ins}), \text{s}), \text{oplen}, \text{ins}, \text{s}) & \\ \text{else halt(MODE-SIGNAL, s)} \text{ endif} & \end{aligned}$$

ADDA instruction.

DEFINITION:

$$\text{adda-addr-modep}(\text{ins}) = \text{addr-modep}(\text{s_mode}(\text{ins}), \text{s_rn}(\text{ins}))$$

Notice that the ADDA instruction does not affect CCR.

DEFINITION:

```

adda-ins(oplen, ins, s)
=
if adda-addr-modep(ins)
then let s&addr be mc-instate(oplen, ins, s)
    in
        if mc-haltp(car(s&addr)) then car(s&addr)
        else write-an(L,
            add(L,
                read-an(L, d_rn(ins), s),
                ext(oplen, operand(oplen, cdr(s&addr), s), L)),
                d_rn(ins),
                car(s&addr)) endif endlet
    else halt(MODE-SIGNAL, s) endif
```

ADDX instruction.

DEFINITION:

```

addx-c(n, x, sopd, dopd)
=
let result be adder(n, x, sopd, dopd)
in
    b-or(b-or(b-and(bitn(sopd, n - 1), bitn(dopd, n - 1)),
        b-and(b-not(bitn(result, n - 1)), bitn(dopd, n - 1))),
        b-and(bitn(sopd, n - 1), b-not(bitn(result, n - 1)))) endlet
```

DEFINITION:

```

addx-v(n, x, sopd, dopd)
=
let result be adder(n, x, sopd, dopd)
in
    b-or(b-and(b-and(bitn(sopd, n - 1), bitn(dopd, n - 1)),
        b-not(bitn(result, n - 1))),
        b-and(b-and(b-not(bitn(sopd, n - 1)), b-not(bitn(dopd, n - 1))),
        bitn(result, n - 1))) endlet
```

DEFINITION:

```

addx-z(oplen, z, x, sopd, dopd)
=
b-and(z,
    if adder(oplen, x, dopd, sopd) = 0 then B1
    else B0 endif)
```

DEFINITION:
 $\text{addx-n}(\text{oplen}, x, \text{sopd}, \text{dopd})$
 $=$
if adder($\text{oplen}, x, \text{dopd}, \text{sopd}$) $< \exp(2, \text{oplen} - 1)$ **then** b0
else b1 **endif**

DEFINITION:
 $\text{addx-cvznx}(\text{oplen}, z, x, \text{sopd}, \text{dopd})$
 $=$
 $\text{cvznx}(\text{addx-c}(\text{oplen}, x, \text{sopd}, \text{dopd}),$
 $\text{addx-v}(\text{oplen}, x, \text{sopd}, \text{dopd}),$
 $\text{addx-z}(\text{oplen}, z, x, \text{sopd}, \text{dopd}),$
 $\text{addx-n}(\text{oplen}, x, \text{sopd}, \text{dopd}),$
 $\text{addx-c}(\text{oplen}, x, \text{sopd}, \text{dopd}))$

DEFINITION:
 $\text{addx-effect}(\text{oplen}, \text{sopd}, \text{dopd}, \text{ccr})$
 $=$
 $\text{cons}(\text{adder}(\text{oplen}, \text{ccr-x}(\text{ccr}), \text{dopd}, \text{sopd}),$
 $\text{addx-cvznx}(\text{oplen}, \text{ccr-z}(\text{ccr}), \text{ccr-x}(\text{ccr}), \text{sopd}, \text{dopd}))$

DEFINITION:
 $\text{addx-ins1}(\text{oplen}, \text{ins}, s)$
 $=$
 $\text{d-mapping}(\text{oplen},$
 $\text{addx-effect}(\text{oplen},$
 $\text{read-dn}(\text{oplen}, \text{s-rn}(\text{ins}), s),$
 $\text{read-dn}(\text{oplen}, \text{d-rn}(\text{ins}), s),$
 $\text{mc-ccr}(s)),$
 $\text{d-rn}(\text{ins}),$
 $s)$

DEFINITION:
 $\text{addx-ins2}(\text{oplen}, \text{ins}, s)$
 $=$
let $s\&\text{addr0}$ **be** addr-predec($\text{oplen}, \text{s-rn}(\text{ins}), s$)
in
if read-memp(cddr($s\&\text{addr0}$), mc-mem(s), op-sz(oplen))
then let $s\&\text{addr}$ **be** addr-predec($\text{oplen}, \text{d-rn}(\text{ins}), \text{car}(s\&\text{addr0}))$
in
if read-memp(cddr($s\&\text{addr}$), mc-mem(s), op-sz(oplen))
then mapping($\text{oplen},$
 $\text{addx-effect}(\text{oplen},$
 $\text{operand}(\text{oplen},$
 $\text{cdr}(s\&\text{addr0}),$

```

car(s&addr0)),
operand(oplen,
       cdr(s&addr),
       cdr(s&addr)),
mc-ccr(s)),
s&addr)
else halt(READ-SIGNAL, s) endif endlet
else halt(READ-SIGNAL, s) endif endlet

```

Opcode 1101. The ADD instruction group includes three instructions ADD, ADDA, and ADDX.

DEFINITION:

```

add-group(opmode, ins, s)
=
if opmode < 4
then if opmode = 3 then adda-ins(w, ins, s)
    else add-ins1(op-len(ins), ins, s) endif
elseif opmode = 7 then adda-ins(l, ins, s)
elseif s-mode(ins) = 0 then addx-ins1(op-len(ins), ins, s)
elseif s-mode(ins) = 1 then addx-ins2(op-len(ins), ins, s)
else add-ins2(op-len(ins), ins, s) endif

```

SUB instruction. The computation of the condition code register (ccr).

DEFINITION:

```

sub-c(n, sopd, dopd)
=
let result be sub(n, sopd, dopd)
in
b-or(b-or(b-and(bitn(sopd, n - 1), b-not(bitn(dopd, n - 1))),
           b-and(bitn(result, n - 1), b-not(bitn(dopd, n - 1)))),
      b-and(bitn(sopd, n - 1), bitn(result, n - 1))) endlet

```

DEFINITION:

```

sub-v(n, sopd, dopd)
=
let result be sub(n, sopd, dopd)
in
b-or(b-and(b-and(b-not(bitn(sopd, n - 1)), bitn(dopd, n - 1)),
               b-not(bitn(result, n - 1))),
      b-and(b-and(bitn(sopd, n - 1), b-not(bitn(dopd, n - 1))),
             bitn(result, n - 1))) endlet

```

DEFINITION:

```

sub-z(oplen, sopd, dopd)

```

```

 $\equiv$ 
if sub ( $oplen, sopd, dopd$ ) = 0 then b1
else b0 endif

DEFINITION:
sub-n ( $oplen, sopd, dopd$ )
 $\equiv$ 
if sub ( $oplen, sopd, dopd$ ) < exp (2,  $oplen - 1$ ) then b0
else b1 endif

DEFINITION:
sub-cvznx ( $oplen, sopd, dopd$ )
 $\equiv$ 
cvznx (sub-c ( $oplen, sopd, dopd$ ),
        sub-v ( $oplen, sopd, dopd$ ),
        sub-z ( $oplen, sopd, dopd$ ),
        sub-n ( $oplen, sopd, dopd$ ),
        sub-c ( $oplen, sopd, dopd$ ))

```

The effect of an execution of a SUB instruction.

```

DEFINITION:
sub-effect ( $oplen, sopd, dopd$ )
 $\equiv$ 
cons (sub ( $oplen, sopd, dopd$ ), sub-cvznx ( $oplen, sopd, dopd$ ))

```

Test if the addressing mode is illegal.

```

DEFINITION:
sub-addr-modep1 ( $oplen, ins$ )
 $\equiv$ 
(addr-modep (s_mode ( $ins$ ), s_rn ( $ins$ ))
 $\wedge$ 
( $\neg$  byte-an-direct-modep ( $oplen, s\_mode (ins)$ )))

```

```

DEFINITION:
sub-addr-modep2 ( $ins$ )
 $\equiv$ 
(alterable-addr-modep (s_mode ( $ins$ ), s_rn ( $ins$ ))
 $\wedge$ 
memory-addr-modep (s_mode ( $ins$ ), s_rn ( $ins$ )))

```

The execution of the SUB instruction.

```

DEFINITION:
sub-ins1 ( $oplen, ins, s$ )

```

```

 $\equiv$ 
if sub-addr-modep1(oplen, ins)
then let s&addr be mc-instate(oplen, ins, s)
    in
        if mc-haltp(car(s&addr)) then car(s&addr)
        else d-mapping(oplen,
            sub-effect(oplen,
                operand(oplen, cdr(s&addr), s),
                read-dn(oplen, d-rn(ins), s)),
            d-rn(ins),
            car(s&addr)) endif endlet
    else halt(MODE-SIGNAL, s) endif

```

DEFINITION:

```

sub-mapping(opd, oplen, ins, s)
 $\equiv$ 
let s&addr be mc-instate(oplen, ins, s)
in
if mc-haltp(car(s&addr)) then car(s&addr)
else mapping(oplen,
    sub-effect(oplen, opd, operand(oplen, cdr(s&addr), s)),
    s&addr) endif endlet

```

DEFINITION:

```

sub-ins2(oplen, ins, s)
 $\equiv$ 
if sub-addr-modep2(ins)
then sub-mapping(read-dn(oplen, d-rn(ins), s), oplen, ins, s)
else halt(MODE-SIGNAL, s) endif

```

SUBA instruction.

DEFINITION:

```
suba-addr-modep(ins) = addr-modep(s-mode(ins), s-rn(ins))
```

DEFINITION:

```

suba-ins(oplen, ins, s)
 $\equiv$ 
if suba-addr-modep(ins)
then let s&addr be mc-instate(oplen, ins, s)
    in
        if mc-haltp(car(s&addr)) then car(s&addr)
        else write-an(L,
            sub(L,
                ext(oplen, operand(oplen, cdr(s&addr), s), L),

```

```

        read-an (L, d_rn (ins), s)),
d_rn (ins),
car (s &addr)) endif endlet
else halt (MODE-SIGNAL, s) endif

```

SUBX instruction.

DEFINITION:

```

subx-c (n, x, sopd, dopd)
=
let result be subtracter (n, x, sopd, dopd)
in
b-or (b-or (b-and (bitn (sopd, n - 1), b-not (bitn (dopd, n - 1))),
b-and (bitn (result, n - 1), b-not (bitn (dopd, n - 1)))),  

b-and (bitn (sopd, n - 1), bitn (result, n - 1))) endlet

```

DEFINITION:

```

subx-v (n, x, sopd, dopd)
=
let result be subtracter (n, x, sopd, dopd)
in
b-or (b-and (b-and (b-not (bitn (sopd, n - 1)), bitn (dopd, n - 1)),
b-not (bitn (result, n - 1))),  

b-and (b-and (bitn (sopd, n - 1), b-not (bitn (dopd, n - 1))),
bitn (result, n - 1))) endlet

```

DEFINITION:

```

subx-z (oplen, z, x, sopd, dopd)
=
b-and (z,
if subtracter (oplen, x, sopd, dopd) = 0 then b1  

else b0 endif)

```

DEFINITION:

```

subx-n (oplen, x, sopd, dopd)
=
if subtracter (oplen, x, sopd, dopd) < exp (2, oplen - 1) then b0  

else b1 endif

```

DEFINITION:

```

subx-cvznx (oplen, z, x, sopd, dopd)
=
cvznx (subx-c (oplen, x, sopd, dopd),
subx-v (oplen, x, sopd, dopd),
subx-z (oplen, z, x, sopd, dopd),
subx-n (oplen, x, sopd, dopd),
subx-c (oplen, x, sopd, dopd))

```

DEFINITION:
 $\text{subx-effect}(oplen, sopd, dopd, ccr)$
 $=$
 $\text{cons}(\text{subtracter}(oplen, \text{ccr-x}(ccr), sopd, dopd),$
 $\text{subx-cvznx}(oplen, \text{ccr-z}(ccr), \text{ccr-x}(ccr), sopd, dopd))$

DEFINITION:
 $\text{subx-ins1}(oplen, ins, s)$
 $=$
 $\text{d-mapping}(oplen,$
 $\text{subx-effect}(oplen,$
 $\text{read-dn}(oplen, \text{s_rn}(ins), s),$
 $\text{read-dn}(oplen, \text{d_rn}(ins), s),$
 $\text{mc-ccr}(s)),$
 $\text{d_rn}(ins),$
 $s)$

DEFINITION:
 $\text{subx-ins2}(oplen, ins, s)$
 $=$
let $s\&addr\theta$ **be** $\text{addr-predec}(oplen, \text{s_rn}(ins), s)$
in
if $\text{read-memp}(\text{caddr}(s\&addr\theta), \text{mc-mem}(s), \text{op-sz}(oplen))$
then let $s\&addr$ **be** $\text{addr-predec}(oplen, \text{d_rn}(ins), \text{car}(s\&addr\theta))$
in
if $\text{read-memp}(\text{caddr}(s\&addr), \text{mc-mem}(s), \text{op-sz}(oplen))$
then $\text{mapping}(oplen,$
 $\text{subx-effect}(oplen,$
 $\text{operand}(oplen,$
 $\text{cdr}(s\&addr\theta),$
 $\text{car}(s\&addr\theta)),$
 $\text{operand}(oplen,$
 $\text{cdr}(s\&addr),$
 $\text{car}(s\&addr)),$
 $\text{mc-ccr}(s)),$
 $s\&addr)$
else $\text{halt}(\text{READ-SIGNAL}, s)$ **endif** **endlet**
else $\text{halt}(\text{READ-SIGNAL}, s)$ **endif** **endlet**

Opcode 1001. The SUB instruction group includes three instructions SUB, SUBA, and SUBX.

DEFINITION:
 $\text{sub-group}(opmode, ins, s)$
 $=$

```

if opmode < 4
then if opmode = 3 then suba-ins(w, ins, s)
    else sub-ins1(op-len(ins), ins, s) endif
elseif opmode = 7 then suba-ins(L, ins, s)
elseif s-mode(ins) = 0 then subx-ins1(op-len(ins), ins, s)
elseif s-mode(ins) = 1 then subx-ins2(op-len(ins), ins, s)
else sub-ins2(op-len(ins), ins, s) endif

```

AND instruction. The computation of the condition code register(CCR).

DEFINITION:

```

and-z(sopd, dopd)
=
if logand(sopd, dopd) = 0 then B1
else B0 endif

```

DEFINITION:

```

and-n(oplen, sopd, dopd)
=
if (sopd < exp(2, opLen - 1))  $\vee$  (dopd < exp(2, opLen - 1)) then B0
else B1 endif

```

DEFINITION:

```

and-cvznx(oplen, sopd, dopd, ccr)
=
cvznx(B0, B0, and-z(sopd, dopd), and-n(oplen, sopd, dopd), ccr-x(ccr))

```

The effect of the execution of the AND instruction.

DEFINITION:

```

and-effect(oplen, sopd, dopd, ccr)
=
cons(logand(sopd, dopd), and-cvznx(oplen, sopd, dopd, ccr))

```

Test if the addressing mode is legal.

DEFINITION:

```

and-addr-modep1(ins) = data-addr-modep(s-mode(ins), s-rn(ins))

```

DEFINITION:

```

and-addr-modep2(ins)
=
(alterable-addr-modep(s-mode(ins), s-rn(ins))
 $\wedge$ 
memory-addr-modep(s-mode(ins), s-rn(ins)))

```

The execution of the AND instruction.

DEFINITION:
 $\text{and-ins1}(\text{oplen}, \text{ins}, s)$
 $=$
if $\text{and-addr-modep1}(\text{ins})$
then let $s\&addr$ be $\text{mc-instate}(\text{oplen}, \text{ins}, s)$
 in
 if $\text{mc-haltp}(\text{car}(s\&addr))$ **then** $\text{car}(s\&addr)$
 else $\text{d-mapping}(\text{oplen},$
 and-effect ($\text{oplen},$
 operand ($\text{oplen}, \text{cdr}(s\&addr), s$),
 read-dn ($\text{oplen}, \text{d_rn}(\text{ins}), s$),
 mc-ccr (s))),
 d_rn (ins),
 car ($s\&addr$)) **endif** **endlet**
else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif**

DEFINITION:
 $\text{and-mapping}(\text{sopd}, \text{oplen}, \text{ins}, s)$
 $=$
let $s\&addr$ be $\text{mc-instate}(\text{oplen}, \text{ins}, s)$
in
if $\text{mc-haltp}(\text{car}(s\&addr))$ **then** $\text{car}(s\&addr)$
else $\text{mapping}(\text{oplen},$
 and-effect ($\text{oplen},$
 $\text{sopd},$
 operand ($\text{oplen}, \text{cdr}(s\&addr), s$),
 mc-ccr (s))),
 $s\&addr$) **endif** **endlet**

DEFINITION:
 $\text{and-ins2}(\text{oplen}, \text{ins}, s)$
 $=$
if $\text{and-addr-modep2}(\text{ins})$
then $\text{and-mapping}(\text{read-dn}(\text{oplen}, \text{d_rn}(\text{ins}), s), \text{oplen}, \text{ins}, s)$
else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif**

MULU.W/MULS.W instruction. $S * D \rightarrow D$. MULU expects x and y to be two natural numbers.

DEFINITION: $\text{mulu}(n, x, y, i) = \text{head}(x * y, n)$

MULS expects x and y to be two natural numbers.

DEFINITION:
 $\text{muls}(n, x, y, i)$
 $=$
 $\text{head}(\text{int-to-nat}(\text{itimes}(\text{nat-to-int}(x, i), \text{nat-to-int}(y, i)), 2 * i), n)$

DEFINITION:

$\text{mul\&div-addr-modep}(ins) = \text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$

The condition codes for MULU.

DEFINITION:

$\text{mulu-v}(n, sopd, dopd, i)$
=
if $(sopd * dopd) < \exp(2, n)$ **then** B0
else B1 **endif**

DEFINITION:

$\text{mulu-z}(n, sopd, dopd, i)$
=
if $\text{mulu}(n, sopd, dopd, i) = 0$ **then** B1
else B0 **endif**

DEFINITION:

$\text{mulu-n}(n, sopd, dopd, i)$
=
if $\text{mulu}(n, sopd, dopd, i) < \exp(2, n - 1)$ **then** B0
else B1 **endif**

DEFINITION:

$\text{mulu-cvznx}(n, sopd, dopd, i, ccr)$
=
 cvznx(B0,
 $\text{mulu-v}(n, sopd, dopd, i),$
 $\text{mulu-z}(n, sopd, dopd, i),$
 $\text{mulu-n}(n, sopd, dopd, i),$
 ccr-x(ccr))

DEFINITION:

$\text{mulu-w-ins}(sopd, dn, s)$
=
let $dopd$ **be** $\text{read-dn}(\text{w}, dn, s)$
in
 $\text{update-ccr}(\text{mulu-cvznx}(\text{l}, sopd, dopd, w, mc-ccr(s)),$
 $\text{write-dn}(\text{l}, \text{mulu}(\text{l}, sopd, dopd, w), dn, s))$ **endlet**

The condition codes for MULS.

DEFINITION:

$\text{muls-v}(n, sopd, dopd, i)$
=
if $\text{int-rangep}(\text{itimes}(\text{nat-to-int}(sopd, i), \text{nat-to-int}(dopd, i)), n)$ **then** B0
else B1 **endif**

DEFINITION:
 $\text{muls-z}(n, \text{sopd}, \text{dopd}, i)$
 $=$
if $\text{muls}(n, \text{sopd}, \text{dopd}, i) = 0$ **then** b1
else b0 **endif**

DEFINITION:
 $\text{muls-n}(n, \text{sopd}, \text{dopd}, i)$
 $=$
if $\text{muls}(n, \text{sopd}, \text{dopd}, i) < \exp(2, n - 1)$ **then** b0
else b1 **endif**

DEFINITION:
 $\text{muls-cvznx}(n, \text{sopd}, \text{dopd}, i, \text{ccr})$
 $=$
 $\text{cvznx}(\text{b0},$
 $\quad \text{muls-v}(n, \text{sopd}, \text{dopd}, i),$
 $\quad \text{muls-z}(n, \text{sopd}, \text{dopd}, i),$
 $\quad \text{muls-n}(n, \text{sopd}, \text{dopd}, i),$
 $\quad \text{ccr-x}(\text{ccr}))$

DEFINITION:
 $\text{muls-w-ins}(\text{sopd}, \text{dn}, s)$
 $=$
let $dopd$ **be** $\text{read-dn}(\text{w}, \text{dn}, s)$
in
 $\text{update-ccr}(\text{muls-cvznx}(\text{l}, \text{sopd}, \text{dopd}, \text{w}, \text{mc-ccr}(s)),$
 $\quad \text{write-dn}(\text{l}, \text{muls}(\text{l}, \text{sopd}, \text{dopd}, \text{w}), \text{dn}, s))$ **endlet**

EXG instruction. Exchange the contents of two data registers.

DEFINITION:
 $\text{exg-drdr-ins}(ins, s)$
 $=$
let dx **be** $\text{read-dn}(\text{l}, \text{d_rn}(ins), s)$,
 dy **be** $\text{read-dn}(\text{l}, \text{s_rn}(ins), s)$
in
 $\text{write-dn}(\text{l}, dy, \text{d_rn}(ins), \text{write-dn}(\text{l}, dx, \text{s_rn}(ins), s))$ **endlet**

Exchange the contents of two address registers.

DEFINITION:
 $\text{exg-arar-ins}(ins, s)$
 $=$
let ax **be** $\text{read-an}(\text{l}, \text{d_rn}(ins), s)$,
 ay **be** $\text{read-an}(\text{l}, \text{s_rn}(ins), s)$

```

in
write-an (L, ay, d_rn (ins), write-an (L, ax, s_rn (ins), s)) endlet

```

Exchange the contents of data and address registers.

DEFINITION:

```

exg-drar-ins (ins, s)
=
let dx be read-dn (L, d_rn (ins), s),
      ay be read-an (L, s_rn (ins), s)
in
write-dn (L, ay, d_rn (ins), write-an (L, dx, s_rn (ins), s)) endlet

```

DEFINITION:

```

mul_w-ins (ins, s)
=
if mul&div-addr-modep (ins)
then let s&addr be mc-instate (w, ins, s)
      in
          if mc-haltp (car (s&addr)) then car (s&addr)
          else let sopd be operand (w, cdr (s&addr), s)
              in
                  if b0p (bitn (ins, 8))
                  then mulu_w-ins (sopd, d_rn (ins), car (s&addr))
                  else muls_w-ins (sopd,
                                      d_rn (ins),
                                      car (s&addr)) endif endlet endif endif endif
else halt (MODE-SIGNAL, s) endif

```

Opcode 1100. The AND instruction group includes three instructions AND, MULS.W/MULU.W, and EXG. Detect ABCD.

DEFINITION:

```

and-group (oplen, ins, s)
=
if oplen = Q then mul_w-ins (ins, s)
elseif b0p (bitn (ins, 8)) then and-ins1 (oplen, ins, s)
elseif s_mode (ins) < 2
then if oplen = B then halt ('abcd-unspecified, s)
      elseif oplen = W
          then if s_mode (ins) = 0 then exg-drdr-ins (ins, s)
          else exg-arar-ins (ins, s) endif
          elseif s_mode (ins) = 0 then halt (RESERVED-SIGNAL, s)
          else exg-drar-ins (ins, s) endif
else and-ins2 (oplen, ins, s) endif

```

OR instruction. The computation of the condition code register.

DEFINITION:

$$\begin{aligned} \text{or-z}(\text{sopd}, \text{dopd}) \\ = \\ \text{if } (\text{sopd} = 0) \wedge (\text{dopd} = 0) \text{ then b1} \\ \text{else b0 endif} \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{or-n}(\text{oplen}, \text{sopd}, \text{dopd}) \\ = \\ \text{if } (\text{sopd} < \exp(2, \text{oplen} - 1)) \wedge (\text{dopd} < \exp(2, \text{oplen} - 1)) \text{ then b0} \\ \text{else b1 endif} \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{or-cvznx}(\text{oplen}, \text{sopd}, \text{dopd}, \text{ccr}) \\ = \\ \text{cvznx(b0, b0, or-z(sopd, dopd), or-n(oplen, sopd, dopd), ccr-x(ccr))} \end{aligned}$$

The effect of an execution of an OR instruction.

DEFINITION:

$$\begin{aligned} \text{or-effect}(\text{oplen}, \text{sopd}, \text{dopd}, \text{ccr}) \\ = \\ \text{cons(logor(sopd, dopd), or-cvznx(oplen, sopd, dopd, ccr))} \end{aligned}$$

Test if the addressing mode is illegal.

DEFINITION:

$$\text{or-addr-modep1}(\text{ins}) = \text{data-addr-modep}(\text{s_mode}(\text{ins}), \text{s_rn}(\text{ins}))$$

DEFINITION:

$$\begin{aligned} \text{or-addr-modep2}(\text{ins}) \\ = \\ (\text{alterable-addr-modep}(\text{s_mode}(\text{ins}), \text{s_rn}(\text{ins})) \\ \wedge \\ \text{memory-addr-modep}(\text{s_mode}(\text{ins}), \text{s_rn}(\text{ins}))) \end{aligned}$$

The execution of the OR instruction.

DEFINITION:

$$\begin{aligned} \text{or-ins1}(\text{oplen}, \text{ins}, \text{s}) \\ = \\ \text{if or-addr-modep1}(\text{ins}) \\ \text{then let } s\&\text{addr} \text{ be } \text{mc-instate}(\text{oplen}, \text{ins}, \text{s}) \\ \text{in} \\ \text{if } \text{mc-haltp}(\text{car}(s\&\text{addr})) \text{ then car}(s\&\text{addr}) \end{aligned}$$

```

else d-mapping(oplen,
    or-effect (oplen,
        operand (oplen, cdr(s&addr), s),
        read-dn (oplen, d_rn (ins), s),
        mc_ccr (s)),
        d_rn (ins),
        car (s&addr)) endif endlet
else halt (MODE-SIGNAL, s) endif

```

DEFINITION:

```

or-mapping(sopd, oplen, ins, s)
=
let s&addr be mc-instate (oplen, ins, s)
in
if mc-haltp (car (s&addr)) then car (s&addr)
else mapping (oplen,
    or-effect (oplen,
        sopd,
        operand (oplen, cdr (s&addr), s),
        mc_ccr (s)),
        s&addr) endif endlet

```

DEFINITION:

```

or-ins2 (oplen, ins, s)
=
if or-addr-modep2 (ins)
then or-mapping (read-dn (oplen, d_rn (ins), s), oplen, ins, s)
else halt (MODE-SIGNAL, s) endif

```

DIVU.W/DIVS.W instructions. D(32)/S(16) \rightarrow D(16r:16q). ‘iquot’ and ‘irem’ expect that *s* and *d* are unsigned integers. They are used in the DIV instruction.

DEFINITION:

```

iquot (n, s, i, d, j)
=
head (int-to-nat (i quotient (nat-to-int (d, j), nat-to-int (s, i)), j), n)

```

DEFINITION:

```

irem (n, s, i, d, j)
=
head (int-to-nat (i remainder (nat-to-int (d, j), nat-to-int (s, i)), i), n)

```

DIVS.W instruction.

DEFINITION:
 $\text{divs-v}(n, \text{sopd}, i, \text{dopd}, j)$
 $=$
if int-rangep (i quotient (nat-to-int ($dopd, j$), nat-to-int ($sopd, i$)), n) **then** $b0$
else $b1$ **endif**

DEFINITION:
 $\text{divs-z}(n, \text{sopd}, i, \text{dopd}, j)$
 $=$
if iquot ($n, \text{sopd}, i, \text{dopd}, j$) = 0 **then** $b1$
else $b0$ **endif**

DEFINITION:
 $\text{divs-n}(n, \text{sopd}, i, \text{dopd}, j)$
 $=$
if iquot ($n, \text{sopd}, i, \text{dopd}, j$) < exp (2, $n - 1$) **then** $b0$
else $b1$ **endif**

In our specification of DIV, we only make sure that the N and Z bits are set correctly when there is NO overflow. Since we test for overflow before this instruction is fully completed, the setting of CCR is actually the same as AND's if NO overflow occurs. When an overflow is detected, we simply halt the machine with an error signal.

If overflow or divide by zero happens during the DIV instructions, then the MC68020 manual states that values of N, Z, and V are undefined. Thus one should not count on the validity of these values in the error state returned by 'stepi.'

DEFINITION:
 $\text{divs-cvznx}(n, \text{sopd}, i, \text{dopd}, j, \text{ccr})$
 $=$
 $\text{cvznx}(\text{b0}, \text{b0}, \text{divs-z}(n, \text{sopd}, i, \text{dopd}, j), \text{divs-n}(n, \text{sopd}, i, \text{dopd}, j), \text{ccr-x}(\text{ccr}))$

32/16 → 16r:16q.

DEFINITION:
 $\text{divs-w-ins}(\text{sopd}, \text{dn}, s)$
 $=$
if nat-to-int ($sopd, w$) = 0 **then** halt ('trap-exception, s)
else let $dopd$ be read-dn (L, dn, s)
in
if b0p (divs-v ($w, \text{sopd}, w, \text{dopd}, L$))
then update-ccr (divs-cvznx ($w, \text{sopd}, w, \text{dopd}, L, \text{mc-ccr}(s)$)),
write-dn (L,
app ($w,$

```

        iquot(w, sopd, w, sopd, L),
        irem(w, sopd, w, dopd, L)),
dn,
s))
else halt('divs-overflow,
update-ccr(set-v(B1, mc-ccr(s)), s)) endif endlet endif

```

DIVU.W instruction.

DEFINITION: $\text{quot}(n, x, y) = \text{head}(y \div x, n)$

DEFINITION: $\text{rem}(n, x, y) = \text{head}(y \bmod x, n)$

The condition codes for DIVU.

DEFINITION:

```

divu-v(n, sopd, dopd)
=
if (dopd  $\div$  sopd) < exp(2, n) then B0
else B1 endif

```

DEFINITION:

```

divu-z(n, sopd, dopd)
=
if quot(n, sopd, dopd) = 0 then B1
else B0 endif

```

DEFINITION:

```

divu-n(n, sopd, dopd)
=
if quot(n, sopd, dopd) < exp(2, n - 1) then B0
else B1 endif

```

Same treatment as divs-cvznx.

DEFINITION:

```

divu-cvznx(n, sopd, dopd, ccr)
=
cvznx(B0, B0, divu-z(n, sopd, dopd), divu-n(n, sopd, dopd), ccr-x(ccr))

```

32/16 \rightarrow 16r.16q.

DEFINITION:

```

divu-w-ins(sopd, dn, s)
=
if nat-to-uint(sopd) = 0 then halt('trap-exception, s)
else let dopd be read-dn(L, dn, s)

```

```

in
if b0p(divu-v(w, sopd, dopd))
then update-ccr(divu-cvznx(w, sopd, dopd, mc-ccr(s)),
    write-dn(L,
        app(w,
            quot(w, sopd, dopd),
            rem(w, sopd, dopd)),
        dn,
        s))
else halt('divu-overflow,
    update-ccr(set-v(B1, mc-ccr(s)), s)) endif endlet endif

```

DEFINITION:

```

div_w-ins(ins, s)
=
if mul&div-addr-modep(ins)
then let s&addr be mc-instate(w, ins, s)
    in
        if mc-haltp(car(s&addr)) then car(s&addr)
        else let sopd be operand(w, cdr(s&addr), s)
            in
                if b0p(bitn(ins, 8))
                    then divu-w-ins(sopd, d_rn(ins), car(s&addr))
                    else divs-w-ins(sopd,
                        d_rn(ins),
                        car(s&addr)) endif endlet endif
    else halt(MODE-SIGNAL, s) endif

```

Opcode 1000. The OR instruction group includes two instructions OR and DIVU.W/DIVS.W.

DEFINITION:

```

or-group(oplen, ins, s)
=
if opLen = Q then div_w-ins(ins, s)
elseif b0p(bitn(ins, 8)) then or-ins1(oplen, ins, s)
elseif s_mode(ins) < 2 then halt('sbcd-pack-unpk-unspecified, s)
else or-ins2(oplen, ins, s) endif

```

Rotate operations. Rotate left *cnt* times. *len* is supposed to be the length of *x*.

DEFINITION:

```

rol(len, x, cnt)
=

```

```

let  $n$  be  $\text{len} - (\text{cnt} \bmod \text{len})$ 
in
app( $n$ , tail( $x$ ,  $n$ ), head( $x$ ,  $n$ )) endlet

```

Rotate right cnt times. len is supposed to be the length of x .

DEFINITION:

```

ror( $\text{len}$ ,  $x$ ,  $\text{cnt}$ )
  =
let  $n$  be  $\text{cnt} \bmod \text{len}$ 
in
app( $n$ , tail( $x$ ,  $n$ ), head( $x$ ,  $n$ )) endlet

```

For memory shift/rotate, only memory alterable addressing modes are allowed.

DEFINITION:

```

s&r-addr-modep( $\text{ins}$ )
  =
(memory-addr-modep(s-mode( $\text{ins}$ ), s-rn( $\text{ins}$ ))
  ^
alterable-addr-modep(s-mode( $\text{ins}$ ), s-rn( $\text{ins}$ )))

```

‘i-data’ returns a nonnegative integer. In register shift/rotate, it is the shift/rotate cnt. In ADDQ and SUBQ, it is the immediate data.

DEFINITION:

```

i-data( $n$ )
  =
if  $n \leq 0$  then 8
else  $n$  endif

```

DEFINITION:

```

sr-cnt( $\text{ins}$ ,  $s$ )
  =
if  $\text{b0p}(\text{bitn}(\text{ins}, 5))$  then i-data(d-rn( $\text{ins}$ ))
else read-dn(B, d-rn( $\text{ins}$ ),  $s$ ) mod 64 endif

```

ROL and ROR instructions. We divide the ROL/ROR instruction into a few subinstructions.

Register ROL instruction. The setting of cvznx-flags for ROL.

DEFINITION:

```

rol-c( $\text{len}$ ,  $x$ ,  $\text{cnt}$ )
  =
if  $\text{cnt} = 0$  then B0
else let  $n$  be  $\text{cnt} \bmod \text{len}$ 

```

```

in
if  $n \leq 0$  then bcar( $x$ )
else bitn( $x, len - n$ ) endif endlet endif

```

DEFINITION:

$$\begin{aligned} \text{rol-z}(x) \\ = \\ \text{if } x = 0 \text{ then } \text{B1} \\ \text{else } \text{B0} \text{ endif} \end{aligned}$$

DEFINITION:

$$\text{rol-n}(len, x, cnt) = \text{bitn}(x, (len - (cnt \bmod len)) - 1)$$

DEFINITION:

$$\begin{aligned} \text{rol-cvznx}(len, opd, cnt, ccr) \\ = \\ \text{cvznx}(\text{rol-c}(len, opd, cnt), \text{B0}, \text{rol-z}(opd), \text{rol-n}(len, opd, cnt), \text{ccr-x}(ccr)) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{rol-effect}(len, opd, cnt, ccr) \\ = \\ \text{cons}(\text{rol}(len, opd, cnt), \text{rol-cvznx}(len, opd, cnt, ccr)) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{register-rol-ins}(oplen, ins, s) \\ = \\ \text{d-mapping}(oplen, \\ \quad \text{rol-effect}(oplen, \\ \quad \quad \text{read-dn}(oplen, \text{s-rn}(ins), s), \\ \quad \quad \text{sr-cnt}(ins, s), \\ \quad \quad \text{mc-ccr}(s)), \\ \quad \text{s-rn}(ins), \\ \quad s) \end{aligned}$$

Register ROR instruction.

DEFINITION:

$$\begin{aligned} \text{ror-c}(len, x, cnt) \\ = \\ \text{if } cnt = 0 \text{ then } \text{B0} \\ \text{else let } n \text{ be } cnt \bmod len \\ \quad \text{in} \\ \quad \text{if } n = 0 \text{ then } \text{bitn}(x, len - 1) \\ \quad \text{else } \text{bitn}(x, n - 1) \text{ endif} \text{ endlet} \text{ endif} \end{aligned}$$

DEFINITION:

```
ror-z (opd)
      =
if opd = 0 then B1
else B0 endif
```

DEFINITION:

```
ror-n (len, x, cnt)
      =
let n be cnt mod len
in
if n ≤ 0 then bitn (x, len - 1)
else bitn (x, n - 1) endif endlet
```

DEFINITION:

```
ror-cvznx (len, opd, cnt, ccr)
      =
cvznx (ror-c (len, opd, cnt), B0, ror-z (opd), ror-n (len, opd, cnt), ccr-x (ccr))
```

DEFINITION:

```
ror-effect (oplen, opd, cnt, ccr)
      =
cons (ror (oplen, opd, cnt), ror-cvznx (oplen, opd, cnt, ccr))
```

DEFINITION:

```
register-ror-ins (oplen, ins, s)
      =
d-mapping (oplen,
            ror-effect (oplen,
                        read-dn (oplen, s_rn (ins), s),
                        sr-cnt (ins, s),
                        mc-ccr (s)),
            s_rn (ins),
            s)
```

Memory ROL instruction. The operand size should be word, and the shift operation is one bit only.

DEFINITION: mem-rol-effect (*opd*, *ccr*) = rol-effect (W, *opd*, 1, *ccr*)

DEFINITION:

```
mem-rol-ins (ins, s)
      =
if s&r-addr-modep (ins)
then let s&r-addr be mc-instate (W, ins, s)
```

```

in
if mc-haltp(car(s&addr)) then car(s&addr)
else mapping(w,
              mem-rol-effect(operand(w, cdr(s&addr), s),
                           mc-ccr(s)),
              s&addr) endif endlet
else halt(MODE-SIGNAL, s) endif

```

Memory ROR instruction. The operand size should be word, and the shift operation is one bit only.

DEFINITION: $\text{mem-ror-effect}(opd, ccr) = \text{ror-effect}(w, opd, 1, ccr)$

DEFINITION:
 $\text{mem-ror-ins}(ins, s)$
 $=$
if s&r-addr-modep(ins)
then let $s\&addr$ be mc-instate(w, ins, s)
in
if mc-haltp(car(s&addr)) **then** car(s&addr)
else mapping(w,
 mem-rol-effect(operand(w, cdr(s&addr), s),
 mc-ccr(s)),
 s&addr) **endif** **endlet**
else halt(MODE-SIGNAL, s) **endif**

LSL and LSR instructions. We divided the LSL/LSR instruction into several subinstructions.

Register LSL instruction.

DEFINITION:
 $\text{lsl-c}(len, opd, cnt)$
 $=$
if $cnt = 0$ **then** b0
elseif $cnt < len$ **then** bitn(opd, len - cnt)
else b0 **endif**

DEFINITION:
 $\text{lsl-z}(len, opd, cnt)$
 $=$
if $\text{lsl}(len, opd, cnt) = 0$ **then** b1
else b0 **endif**

DEFINITION:
 $\text{lsl-n}(len, opd, cnt)$
 $=$

```

if lsl(len, opd, cnt) < exp(2, len - 1) then B0
else B1 endif

```

DEFINITION:

```

lsl-x(len, opd, cnt, ccr)
=
if cnt = 0 then ccr-x(ccr)
else lsl-c(len, opd, cnt) endif

```

DEFINITION:

```

lsl-cvznx(len, opd, cnt, ccr)
=
cvznx(lsl-c(len, opd, cnt),
       B0,
       lsl-z(len, opd, cnt),
       lsl-n(len, opd, cnt),
       lsl-x(len, opd, cnt, ccr))

```

DEFINITION:

```

lsl-effect(len, opd, cnt, ccr)
=
cons(lsl(len, opd, cnt), lsl-cvznx(len, opd, cnt, ccr))

```

DEFINITION:

```

register-lsl-ins(oplen, ins, s)
=
d-mapping(oplen,
           lsl-effect(oplen,
                      read-dn(oplen, s_rn(ins), s),
                      sr-cnt(ins, s),
                      mc-ccr(s)),
           s_rn(ins),
           s)

```

Register LSR instruction.

DEFINITION:

```

lsr-c(len, opd, cnt)
=
if cnt = 0 then B0
elseif len < cnt then B0
else bitn(opd, cnt - 1) endif

```

DEFINITION:

```

lsr-z(len, opd, cnt)

```

=
if lsr(*opd*, *cnt*) = 0 **then** B1
else B0 **endif**

DEFINITION:
lsr-n(*len*, *opd*, *cnt*)

=
if lsr(*opd*, *cnt*) < exp(2, *len* - 1) **then** B0
else B1 **endif**

DEFINITION:
lsr-x(*len*, *opd*, *cnt*, *ccr*)
=

if *cnt* = 0 **then** ccr-x(*ccr*)
else lsr-c(*len*, *opd*, *cnt*) **endif**

DEFINITION:
lsr-cvznx(*len*, *opd*, *cnt*, *ccr*)
=

cvznx(lsr-c(*len*, *opd*, *cnt*),
B0,
lsr-z(*len*, *opd*, *cnt*),
lsr-n(*len*, *opd*, *cnt*),
lsr-x(*len*, *opd*, *cnt*, *ccr*))

DEFINITION:
lsr-effect(*len*, *opd*, *cnt*, *ccr*)
=

cons(lsr(*opd*, *cnt*), lsr-cvznx(*len*, *opd*, *cnt*, *ccr*))

DEFINITION:
register-lsr-ins(*oplen*, *ins*, *s*)
=

d-mapping(*oplen*,
lsr-effect(*oplen*,
read-dn(*oplen*, s-rn(*ins*), *s*),
sr-cnt(*ins*, *s*),
mc-ccr(*s*)),
s-rn(*ins*),
s)

Memory LSL instruction.

DEFINITION: mem-lsl-effect(*opd*, *ccr*) = lsl-effect(W, *opd*, 1, *ccr*)

DEFINITION:
 $\text{mem-lsl-ins}(\text{ins}, s)$
 $=$
if $s \& r\text{-addr-modep}(\text{ins})$
then let $s \& \text{addr}$ be $\text{mc-instate}(w, \text{ins}, s)$
 in
 if $\text{mc-haltp}(\text{car}(s \& \text{addr}))$ **then** $\text{car}(s \& \text{addr})$
 else $\text{mapping}(w,$
 $\text{mem-lsl-effect}(\text{operand}(w, \text{cdr}(s \& \text{addr}), s),$
 $\text{mc-ccr}(s)),$
 $s \& \text{addr})$ **endif** **endlet**
else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif**

Memory LSR instruction.

DEFINITION: $\text{mem-lsr-effect}(opd, ccr) = \text{lsr-effect}(w, opd, 1, ccr)$

DEFINITION:
 $\text{mem-lsr-ins}(\text{ins}, s)$
 $=$
if $s \& r\text{-addr-modep}(\text{ins})$
then let $s \& \text{addr}$ be $\text{mc-instate}(w, \text{ins}, s)$
 in
 if $\text{mc-haltp}(\text{car}(s \& \text{addr}))$ **then** $\text{car}(s \& \text{addr})$
 else $\text{mapping}(w,$
 $\text{mem-lsr-effect}(\text{operand}(w, \text{cdr}(s \& \text{addr}), s),$
 $\text{mc-ccr}(s)),$
 $s \& \text{addr})$ **endif** **endlet**
else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif**

ASL and ASR instructions.

Register ASL instruction.

DEFINITION: $\text{asl-c}(len, opd, cnt) = \text{lsl-c}(len, opd, cnt)$

DEFINITION:
 $\text{asl-v}(len, opd, cnt)$
 $=$
if $\text{int-rangep}(\text{nat-to-int}(opd, len), len - cnt)$ **then** B0
else B1 **endif**

DEFINITION:
 $\text{asl-z}(len, opd, cnt)$
 $=$
if $\text{asl}(len, opd, cnt) = 0$ **then** B1
else B0 **endif**

DEFINITION:
 $\text{asl-n}(len, opd, cnt)$

=

if $\text{asl}(len, opd, cnt) < \exp(2, len - 1)$ **then** B0
else B1 **endif**

DEFINITION:

$\text{asl-x}(len, opd, cnt, ccr)$

=

if $cnt = 0$ **then** $\text{ccr-x}(ccr)$
else $\text{asl-c}(len, opd, cnt)$ **endif**

DEFINITION:

$\text{asl-cvznx}(len, opd, cnt, ccr)$

=

$\text{cvznx}(\text{asl-c}(len, opd, cnt),$
 $\text{asl-v}(len, opd, cnt),$
 $\text{asl-z}(len, opd, cnt),$
 $\text{asl-n}(len, opd, cnt),$
 $\text{asl-x}(len, opd, cnt, ccr))$

DEFINITION:

$\text{asl-effect}(len, opd, cnt, ccr)$

=

$\text{cons}(\text{asl}(len, opd, cnt), \text{asl-cvznx}(len, opd, cnt, ccr))$

DEFINITION:

$\text{register-asl-ins}(oplen, ins, s)$

=

$\text{d-mapping}(oplen,$
 $\text{asl-effect}(oplen,$
 $\text{read-dn}(oplen, \text{s-rn}(ins), s),$
 $\text{sr-cnt}(ins, s),$
 $\text{mc-ccr}(s)),$
 $\text{s-rn}(ins),$
 $s)$

Register ASR instruction.

DEFINITION:

$\text{asr-c}(len, opd, cnt)$

=

if $cnt = 0$ **then** B0
elseif $cnt < len$ **then** $\text{bitn}(opd, cnt - 1)$
else $\text{bitn}(opd, len - 1)$ **endif**

DEFINITION:
 $\text{asr-z}(len, opd, cnt)$
 $=$
if $\text{asr}(len, opd, cnt) = 0$ **then** b1
else b0 **endif**

DEFINITION:
 $\text{asr-n}(len, opd, cnt)$
 $=$
if $\text{asr}(len, opd, cnt) < \exp(2, len - 1)$ **then** b0
else b1 **endif**

DEFINITION:
 $\text{asr-x}(len, opd, cnt, ccr)$
 $=$
if $cnt = 0$ **then** $\text{ccr-x}(ccr)$
else $\text{asr-c}(len, opd, cnt)$ **endif**

DEFINITION:
 $\text{asr-cvznx}(len, opd, cnt, ccr)$
 $=$
 $\text{cvznx}(\text{asr-c}(len, opd, cnt),$
 $\quad \text{b0},$
 $\quad \text{asr-z}(len, opd, cnt),$
 $\quad \text{asr-n}(len, opd, cnt),$
 $\quad \text{asr-x}(len, opd, cnt, ccr))$

DEFINITION:
 $\text{asr-effect}(len, opd, cnt, ccr)$
 $=$
 $\text{cons}(\text{asr}(len, opd, cnt), \text{asr-cvznx}(len, opd, cnt, ccr))$

DEFINITION:
 $\text{register-asr-ins}(oplen, ins, s)$
 $=$
 $\text{d-mapping}(oplen,$
 $\quad \text{asr-effect}(oplen,$
 $\quad \quad \text{read-dn}(oplen, \text{s-rn}(ins), s),$
 $\quad \quad \text{sr-cnt}(ins, s),$
 $\quad \quad \text{mc-ccr}(s)),$
 $\quad \text{s-rn}(ins),$
 $\quad s)$

Memory ASL instruction.

DEFINITION: $\text{mem-asl-effect}(opd, ccr) = \text{asl-effect}(w, opd, 1, ccr)$

DEFINITION:

```

mem-asl-ins(ins, s)
  =
if s&r-addr-modep(ins)
then let s&addr be mc-instate(w, ins, s)
      in
        if mc-haltp(car(s&addr)) then car(s&addr)
        else mapping(w,
                      mem-asl-effect(operand(w, cdr(s&addr), s),
                                      mc-ccr(s)),
                      s&addr) endif endlet
    else halt(MODE-SIGNAL, s) endif

```

Memory ASR instruction.

DEFINITION: mem-asr-effect(*opd*, *ccr*) = asr-effect(w, *opd*, 1, *ccr*)

DEFINITION:

```

mem-asr-ins(ins, s)
  =
if s&r-addr-modep(ins)
then let s&addr be mc-instate(w, ins, s)
      in
        if mc-haltp(car(s&addr)) then car(s&addr)
        else mapping(w,
                      mem-asr-effect(operand(w, cdr(s&addr), s),
                                      mc-ccr(s)),
                      s&addr) endif endlet
    else halt(MODE-SIGNAL, s) endif

```

ROXL and ROXR instructions.

‘roxl’ defines the rotate left with extend operation.

DEFINITION:

```

roxl(len, opd, cnt, x)
  =
let temp be x + (2 * opd)
in
  rol(1 + len, temp, cnt) ÷ 2 endlet

```

‘roxr’ defines the rotate right with extend operation.

DEFINITION:

```

roxr(len, opd, cnt, x)
  =
let temp be opd + (x * exp(2, len))

```

```

in
ror(1 + len, temp, cnt) mod exp(2, len) endlet

```

Register ROXL instruction.

DEFINITION:

```

roxl-c(len, opd, cnt, x)
=
let tmp be cnt mod (1 + len)
in
if tmp = 0 then fix-bit(x)
else bitn(opd, len - tmp) endif endlet

```

DEFINITION:

```

roxl-z(len, opd, cnt, x)
=
if roxl(len, opd, cnt, x) = 0 then b1
else b0 endif

```

DEFINITION:

```

roxl-n(len, opd, cnt, x) = bitn(roxl(len, opd, cnt, x), len - 1)

```

DEFINITION:

```

roxl-cvznx(len, opd, cnt, x)
=
cvznx(roxl-c(len, opd, cnt, x),
      b0,
      roxl-z(len, opd, cnt, x),
      roxl-n(len, opd, cnt, x),
      roxl-c(len, opd, cnt, x))

```

DEFINITION:

```

roxl-effect(len, opd, cnt, ccr)
=
cons(roxl(len, opd, cnt, ccr-x(ccr)), roxl-cvznx(len, opd, cnt, ccr-x(ccr)))

```

DEFINITION:

```

register-roxl-ins(oplen, ins, s)
=
d-mapping(oplen,
          roxl-effect(oplen,
                      read-dn(oplen, s-rn(ins), s),
                      sr-cnt(ins, s),
                      mc-ccr(s)),
          s-rn(ins),
          s)

```

Register ROXR instruction.

DEFINITION:

```
roxr-c (len, opd, cnt, x)
=
let tmp be cnt mod (1 + len)
in
if tmp = 0 then fix-bit (x)
else bitn (opd, tmp - 1) endif endlet
```

DEFINITION:

```
roxr-z (len, opd, cnt, x)
=
if roxr (len, opd, cnt, x) = 0 then b1
else b0 endif
```

DEFINITION:

roxr-n (*len*, *opd*, *cnt*, *x*) = bitn (roxr (*len*, *opd*, *cnt*, *x*), *len* - 1)

DEFINITION:

```
roxr-cvznx (len, opd, cnt, x)
=
cvznx (roxr-c (len, opd, cnt, x),
        b0,
        roxr-z (len, opd, cnt, x),
        roxr-n (len, opd, cnt, x),
        roxr-c (len, opd, cnt, x))
```

DEFINITION:

```
roxr-effect (len, opd, cnt, ccr)
=
cons (roxr (len, opd, cnt, ccr-x (ccr)), roxr-cvznx (len, opd, cnt, ccr-x (ccr))))
```

DEFINITION:

```
register-roxr-ins (oplen, ins, s)
=
d-mapping (oplen,
            roxr-effect (oplen,
                         read-dn (oplen, s-rn (ins), s),
                         sr-cnt (ins, s),
                         mc-ccr (s)),
                         s-rn (ins),
                         s))
```

Memory ROXL instruction.

DEFINITION:
 $\text{mem-roxl-effect}(opd, ccr) = \text{roxl-effect}(w, opd, 1, ccr)$

DEFINITION:
 $\text{mem-roxl-ins}(ins, s)$
 $=$
if $s \& r\text{-addr-modep}(ins)$
then let $s \& addr$ be $\text{mc-instate}(w, ins, s)$
 in
 if $\text{mc-haltp}(\text{car}(s \& addr))$ **then** $\text{car}(s \& addr)$
 else $\text{mapping}(w,$
 $\text{mem-roxl-effect}(\text{operand}(w, \text{cdr}(s \& addr), s),$
 $\text{mc-ccr}(s)),$
 $s \& addr)$ **endif** **endlet**
 else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif**

Memory ROXR instruction.

DEFINITION:
 $\text{mem-roxr-effect}(opd, ccr) = \text{roxr-effect}(w, opd, 1, ccr)$

DEFINITION:
 $\text{mem-roxr-ins}(ins, s)$
 $=$
if $s \& r\text{-addr-modep}(ins)$
then let $s \& addr$ be $\text{mc-instate}(w, ins, s)$
 in
 if $\text{mc-haltp}(\text{car}(s \& addr))$ **then** $\text{car}(s \& addr)$
 else $\text{mapping}(w,$
 $\text{mem-roxr-effect}(\text{operand}(w, \text{cdr}(s \& addr), s),$
 $\text{mc-ccr}(s)),$
 $s \& addr)$ **endif** **endlet**
 else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif**

Memory shift/rotate.

DEFINITION:
 $\text{memory-shift-rotate}(ins, s)$
 $=$
if $b0p(\text{bitn}(ins, 10))$
then **if** $b0p(\text{bitn}(ins, 9))$
 then **if** $b0p(\text{bitn}(ins, 8))$ **then** $\text{mem-asr-ins}(ins, s)$
 else $\text{mem-asl-ins}(ins, s)$ **endif**
 elseif $b0p(\text{bitn}(ins, 8))$ **then** $\text{mem-lsr-ins}(ins, s)$
 else $\text{mem-lsl-ins}(ins, s)$ **endif**

```

elseif b0p(bitn(ins, 9))
then if b0p(bitn(ins, 8)) then mem-roxr-ins(ins, s)
    else mem-roxl-ins(ins, s) endif
elseif b0p(bitn(ins, 8)) then mem-ror-ins(ins, s)
else mem-rol-ins(ins, s) endif

```

Register shift/rotate.

DEFINITION:

```

register-shift-rotate(oplen, ins, s)
=
if b0p(bitn(ins, 4))
then if b0p(bitn(ins, 3))
    then if b0p(bitn(ins, 8)) then register-asr-ins(oplen, ins, s)
        else register-asl-ins(oplen, ins, s) endif
    elseif b0p(bitn(ins, 8)) then register-lsr-ins(oplen, ins, s)
        else register-lsl-ins(oplen, ins, s) endif
elseif b0p(bitn(ins, 3))
then if b0p(bitn(ins, 8)) then register-roxr-ins(oplen, ins, s)
    else register-roxl-ins(oplen, ins, s) endif
elseif b0p(bitn(ins, 8)) then register-ror-ins(oplen, ins, s)
else register-rol-ins(oplen, ins, s) endif

```

The bit field instruction group consists of BFxxx instructions. All of these instructions are new in the MC68020. Note that bit 15 in the extension word has to be 0!

DEFINITION:

```
bf-subgroup(ins, s) = halt('i-will-do-it-later, s)
```

Opcode 1110. The shift/rotate instruction group includes the ASL/ASR, LSL/LSR, ROL/ROR, ROXL/RORL, BFTST, BFEXTU, BFCHG, BFEXTS, BFCLR, BFFFO, BFSET, and BFINS instructions. But it actually divides into many varieties of these instructions.

DEFINITION:

```

s&r-group(ins, s)
=
if op-len(ins) = Q
then if b0p(bitn(ins, 11)) then memory-shift-rotate(ins, s)
    else bf-subgroup(ins, s) endif
else register-shift-rotate(op-len(ins), ins, s) endif

```

MOVE instruction.

DEFINITION:

```
move-addr-modep(oplen, ins)
```

$$\begin{aligned}
&= \\
&\text{(addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)) \\
&\quad \wedge \\
&\quad \text{data-addr-modep}(\text{d_mode}(ins), \text{d_rn}(ins)) \\
&\quad \wedge \\
&\quad \text{alterable-addr-modep}(\text{d_mode}(ins), \text{d_rn}(ins)) \\
&\quad \wedge \\
&\quad (\neg \text{byte-an-direct-modep}(oplen, \text{s_mode}(ins))))
\end{aligned}$$

DEFINITION:

$$\begin{aligned}
\text{move-z}(oplen, sopd) \\
&= \\
&\text{if head}(sopd, oplen) = 0 \text{ then b1} \\
&\text{else b0 endif}
\end{aligned}$$

DEFINITION:

$$\begin{aligned}
\text{move-n}(oplen, sopd) \\
&= \\
&\text{if } sopd < \exp(2, oplen - 1) \text{ then b0} \\
&\text{else b1 endif}
\end{aligned}$$

The definition of cvznx-flags of MOVE instruction. It is also used in TST and TAS instructions.

DEFINITION:

$$\begin{aligned}
\text{move-cvznx}(oplen, sopd, ccr) \\
&= \\
&\text{cvznx(b0, b0, move-z}(oplen, sopd), \text{move-n}(oplen, sopd), \text{ccr-x}(ccr))
\end{aligned}$$

DEFINITION:

$$\text{move-effect}(oplen, sopd, ccr) = \text{cons}(sopd, \text{move-cvznx}(oplen, sopd, ccr))$$

DEFINITION:

$$\begin{aligned}
\text{move-mapping}(sopd, oplen, ins, s) \\
&= \\
&\text{let } s\&addr \text{ be effec-addr}(oplen, \text{d_mode}(ins), \text{d_rn}(ins), s) \\
&\text{in} \\
&\text{if mc-haltp}(\text{car}(s\&addr)) \text{ then car}(s\&addr) \\
&\text{else mapping}(oplen, \text{move-effect}(oplen, sopd, \text{mc-ccr}(s)), s\&addr) \text{ endif endlet}
\end{aligned}$$

DEFINITION:

$$\begin{aligned}
\text{move-ins}(oplen, ins, s) \\
&= \\
&\text{if move-addr-modep}(oplen, ins) \\
&\text{then let } s\&addr \text{ be mc-instate}(oplen, ins, s)
\end{aligned}$$

```

in
if mc-haltp(car(s&addr)) then car(s&addr)
else move-mapping(operand(oplen, cdr(s&addr), s),
                    opLen,
                    ins,
                    car(s&addr)) endif endlet
else halt(MODE-SIGNAL, s) endif

```

MOVEA instruction. MOVEA differs from MOVE in several ways: ccr is not affected and word operation is sign-extended. Therefore, we define it separately.

DEFINITION:

$$\text{movea-addr-modep}(ins) = \text{addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$$

DEFINITION:

```

movea-ins(oplen, ins, s)
=
if movea-addr-modep(ins)
then let s&addr be mc-instate(oplen, ins, s)
        in
        if mc-haltp(car(s&addr)) then car(s&addr)
        else write-an(oplen,
                      ext(oplen, operand(oplen, cdr(s&addr), s), L),
                      d_rn(ins),
                      car(s&addr)) endif endlet
else halt(MODE-SIGNAL, s) endif

```

Opcode 0010 and 0011. The following definition is defined to distinguish MOVE and MOVEA instructions. This definition is only for word and long operations.

DEFINITION:

```

move-group(oplen, ins, s)
=
if d_mode(ins) = 1 then movea-ins(oplen, ins, s)
else move-ins(oplen, ins, s) endif

```

LEA instruction.

DEFINITION:

$$\text{lea-addr-modep}(ins) = \text{control-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$$

‘lea-ins’ calls ‘effec-addr’, instead of ‘mc-instate’, since the effective address is JUST what we need. Notice that LEA and PEA only deal with memory address. The address direct modes are not allowed. Operation size: long.

DEFINITION:
 $\text{lea-ins}(s\text{mode}, ins, s)$
 $=$
if $\text{lea-addr-modep}(ins)$
then let $s\&addr$ **be** $\text{effec-addr}(\text{L}, s\text{mode}, \text{s_rn}(ins), s)$
in
if $\text{mc-haltp}(\text{car}(s\&addr))$ **then** $\text{car}(s\&addr)$
else $\text{write-an}(\text{L}, \text{cddr}(s\&addr), \text{d_rn}(ins), \text{car}(s\&addr))$ **endif**
endlet
else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif**

EXTB instruction. Sign-extend a byte to a longword. It is new in the MC68020.

DEFINITION:
 $\text{ext-z}(opd)$
 $=$
if $opd = 0$ **then** B1
else B0 **endif**

DEFINITION:
 $\text{ext-n}(n, opd)$
 $=$
if $\text{negativep}(\text{nat-to-int}(opd, n))$ **then** B1
else B0 **endif**

DEFINITION:
 $\text{ext-cvznx}(n, opd, ccr) = \text{cvznx}(\text{B0}, \text{B0}, \text{ext-z}(opd), \text{ext-n}(n, opd), \text{ccr-x}(ccr))$

DEFINITION:
 $\text{ext-effect}(n, opd, size, ccr) = \text{cons}(\text{ext}(n, opd, size), \text{ext-cvznx}(n, opd, ccr))$

DEFINITION:
 $\text{extb-ins}(ins, s)$
 $=$
 $d\text{-mapping}(\text{L}, \text{ext-effect}(\text{B}, \text{read-dn}(\text{B}, \text{s_rn}(ins), s), \text{L}, \text{mc-ccr}(s)), \text{s_rn}(ins), s)$

The LEA instruction subgroup includes LEA and EXTB instructions.

DEFINITION:
 $\text{lea-subgroup}(ins, s)$
 $=$
if $\text{s_mode}(ins) = 0$
then if $\text{bits}(ins, 9, 11) = 0$ **then** $\text{extb-ins}(ins, s)$
else $\text{halt}(\text{RESERVED-SIGNAL}, s)$ **endif**
else $\text{lea-ins}(\text{s_mode}(ins), ins, s)$ **endif**

CLR instruction.

DEFINITION:
 $\text{clr-addr-modep}(ins)$

$$= \\ (\text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)) \\ \wedge \\ \text{alterable-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)))$$

DEFINITION: $\text{clr-cvznx}(ccr) = \text{cvznx}(\text{B0}, \text{B0}, \text{B1}, \text{B0}, \text{ccr-x}(ccr))$

DEFINITION: $\text{clr-effect}(ccr) = \text{cons}(\text{0}, \text{clr-cvznx}(ccr))$

DEFINITION:

$\text{clr-ins}(oplen, ins, s)$

$$= \\ \text{if } \text{clr-addr-modep}(ins) \\ \text{then let } s\&addr \text{ be } \text{effec-addr}(oplen, \text{s_mode}(ins), \text{s_rn}(ins), s) \\ \text{in} \\ \text{if } \text{mc-haltp}(\text{car}(s\&addr)) \text{ then } \text{car}(s\&addr) \\ \text{else mapping}(oplen, \text{clr-effect}(\text{mc-ccr}(s)), s\&addr) \text{ endif endlet} \\ \text{else halt(MODE-SIGNAL, s) endif}$$

MOVE from CCR instruction.

DEFINITION:

$\text{move-from-ccr-addr-modep}(ins)$

$$= \\ (\text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)) \\ \wedge \\ \text{alterable-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)))$$

This instruction has no effect on CCR. Therefore, the original CCR is copied for the updating. This is intended to have a uniform treatment for cvznx-flags. It makes it possible to use one theorem to characterize the action.

DEFINITION: $\text{move-from-ccr-effect}(ccr) = \text{cons}(ccr, ccr)$

DEFINITION:

$\text{move-from-ccr-ins}(ins, s)$

$$= \\ \text{if } \text{move-from-ccr-addr-modep}(ins) \\ \text{then let } s\&addr \text{ be } \text{mc-instate}(\text{W}, ins, s) \\ \text{in} \\ \text{if } \text{mc-haltp}(\text{car}(s\&addr)) \text{ then } \text{car}(s\&addr) \\ \text{else mapping}(\text{W}, \text{move-from-ccr-effect}(\text{mc-ccr}(s)), s\&addr) \text{ endif endlet} \\ \text{else halt(MODE-SIGNAL, s) endif}$$

The CLR instruction subgroup includes CLR and MOVE from CCR instructions.

DEFINITION:

```
clr-subgroup (ins, s)
  =
if op-len (ins) = Q then move-from-ccr-ins (ins, s)
else clr-ins (op-len (ins), ins, s) endif
```

NEGX instruction.

DEFINITION:

```
negx-addr-modep (ins)
  =
(data-addr-modep (s_mode (ins), s_rn (ins))
  ^
alterable-addr-modep (s_mode (ins), s_rn (ins)))
```

DEFINITION:

```
negx-ins (oplen, ins, s)
  =
if negx-addr-modep (ins)
then let s&addr be mc-instate (oplen, ins, s)
      in
      if mc-haltp (car (s&addr)) then car (s&addr)
      else mapping (oplen,
                    subx-effect (oplen,
                                  operand (oplen, cdr (s&addr), s),
                                  0,
                                  mc-ccr (s))),
      s&addr) endif endlet
else halt (MODE-SIGNAL, s) endif
```

The NEGX instruction subgroup includes the NEGX instruction. Detect MOVE from SR.

DEFINITION:

```
negx-subgroup (ins, s)
  =
if op-len (ins) = Q then halt ('move-from-sr-privileged, s)
else negx-ins (op-len (ins), ins, s) endif
```

NEG instruction.

DEFINITION:

```
neg-addr-modep (ins)
```

\equiv
 $(\text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$
 \wedge
 $\text{alterable-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)))$

DEFINITION:

$\text{neg-ins}(oplen, ins, s)$
 \equiv
if neg-addr-modep(*ins*)
then let *s&addr* **be** mc-instate(*oplen*, *ins*, *s*)
in
if mc-haltp(car(*s&addr*)) **then** car(*s&addr*)
else mapping(*oplen*,
sub-effect (*oplen*,
operand (*oplen*, cdr(*s&addr*), *s*),
 0),
 $s\&addr$) **endif** **endlet**
else halt(MODE-SIGNAL, *s*) **endif**

MOVE to CCR instruction.

DEFINITION:

$\text{move-to-ccr-addr-modep}(ins) = \text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$

DEFINITION:

$\text{move-to-ccr-ins}(ins, s)$
 \equiv
if move-to-ccr-addr-modep(*ins*)
then let *s&addr* **be** mc-instate(w, *ins*, *s*)
in
if mc-haltp(car(*s&addr*)) **then** car(*s&addr*)
else update-ccr(head(operand(w, cdr(*s&addr*), *s*), B),
car(*s&addr*)) **endif** **endlet**
else halt(MODE-SIGNAL, *s*) **endif**

The NEG instruction subgroup includes NEG and MOVE to CCR instructions.

DEFINITION:

$\text{neg-subgroup}(ins, s)$
 \equiv
if op-len(*ins*) = Q **then** move-to-ccr-ins(*ins*, *s*)
else neg-ins(op-len(*ins*), *ins*, *s*) **endif**

PEA instruction.

DEFINITION:

pea-addr-modep(*ins*) = control-addr-modep(s_mode(*ins*), s_rn(*ins*))

DEFINITION:

pea-ins(*smode*, *ins*, *s*)

=

```
if pea-addr-modep(ins)
then let s&addr be effec-addr(L, smode, s_rn(ins), s)
    in
        if mc-haltp(car(s&addr)) then car(s&addr)
        else push-sp(LSZ, caddr(s&addr), car(s&addr)) endif endlet
else halt(MODE-SIGNAL, s) endif
```

SWAP instruction.

DEFINITION:

swap-z(*opd*)

=

```
if fix(opd) = 0 then B1
else B0 endif
```

DEFINITION: swap-n(*opd*) = bitn(*opd*, 15)

DEFINITION:

swap-cvznx(*opd*, *ccr*) = cvznx(B0, B0, swap-z(*opd*), swap-n(*opd*), ccr-x(*ccr*))

DEFINITION:

swap-effect(*opd*, *ccr*)

=

```
cons(app(W, tail(opd, W), head(opd, W)), swap-cvznx(opd, ccr))
```

DEFINITION:

swap-ins(*ins*, *s*)

=

```
d-mapping(L, swap-effect(read-dn(L, s_rn(ins), s), mc-ccr(s)), s_rn(ins), s)
```

The PEA instruction subgroup includes PEA and SWAP. Detect BKPT.

DEFINITION:

pea-subgroup(*ins*, *s*)

=

```
if s_mode(ins) < 2
then if s_mode(ins) = 0 then swap-ins(ins, s)
    else halt('bkpt-unspecified, s) endif
else pea-ins(s_mode(ins), ins, s) endif
```

EXT instruction.

DEFINITION:

```

ext-ins(ins, s)
  =
if b0p(bitn(ins, 6))
then d-mapping(w,
    ext-effect(B, read-dn(B, s_rn(ins), s), w, mc-ccr(s)),
    s_rn(ins),
    s)
else d-mapping(L,
    ext-effect(w, read-dn(w, s_rn(ins), s), L, mc-ccr(s)),
    s_rn(ins),
    s) endif
```

MOVEM Rn to EA instruction. A pair of functions for multiple read/write on memory.

DEFINITION:

```

readm-mem(opsz, addr, mem, n)
  =
if n  $\simeq$  0 then nil
else cons(read-mem(addr, mem, opsz),
    readm-mem(opsz, add(L, addr, opsz), mem, n - 1)) endif
```

DEFINITION:

```

writem-mem(opsz, vlst, addr, mem)
  =
if listp(vlst)
then writem-mem(opsz,
    cdr(vlst),
    add(L, addr, opsz),
    write-mem(car(vlst), addr, mem, opsz))
else mem endif
```

A pair of functions for multiple read/write on the register file.

DEFINITION:

```

readm-rn(oplen, rnlst, rfile)
  =
if listp(rnlst)
then cons(read-rn(oplen, car(rnlst), rfile), readm-rn(oplen, cdr(rnlst), rfile))
else nil endif
```

DEFINITION:

```

writem-rn(oplen, vlst, rnlst, rfile)
  =
if listp(rnlst)
```

```

then writem-rn(oplen,
    cdr(vlst),
    cdr(rnlst),
    write-rn(L, ext(oplen, car(vlst), L), car(rnlst), rfileelse rfile endif

```

A list of the number of registers to be moved.

DEFINITION:

```

movem-rnlst(mask, i)
  =
if mask  $\simeq$  0 then nil
elseif b0p(bcar(mask)) then movem-rnlst(bcdr(mask), 1 + i)
else cons(i, movem-rnlst(bcdr(mask), 1 + i)) endif

```

DEFINITION:

```

movem-len(mask)
  =
if mask  $\simeq$  0 then 0
elseif b0p(bcar(mask)) then movem-len(bcdr(mask))
else 1 + movem-len(bcdr(mask)) endif

```

DEFINITION:

```

writemp(mask, oplen, addr, mem)
  =
write-memp(addr, mem, op-sz(oplen) * movem-len(mask))

```

In the case of predecrement, there are a few things we have to treat separately. The order of the mask is the reverse of the other cases.

DEFINITION:

```

movem-pre-rnlst(mask, i, lst)
  =
if mask  $\simeq$  0 then lst
elseif b0p(bcar(mask)) then movem-pre-rnlst(bcdr(mask), i - 1, lst)
else movem-pre-rnlst(bcdr(mask), i - 1, cons(i, lst)) endif

```

The reason we modify the address register *rn* here is that if it is also moved to memory, it is changed before it is moved. This function returns a ‘cons’: the first element is an intermediate state with the address register *rn* changed, the second element is the starting memory address to move those registers.

DEFINITION:

```

movem-predec(mask, oplen, rn, s)
  =
let addr be read-an(L, rn, s)

```

```

in
cons(write-an(L, pre-effect(oplen, rn, addr), rn, s),
      cons('m, sub(L, op-sz(oplen) * movem-len(mask), addr))) endlet

```

The addressing modes are control alterable plus predecrement. We deal with -(An) separately.

DEFINITION:

```

movem-rn-ea-addr-modep(ins)
  =
(alterable-addr-modep(s-mode(ins), s-rn(ins))
  ^
control-addr-modep(s-mode(ins), s-rn(ins)))

```

Note in the predecrement mode, if mask = 0, there is no action on An.

DEFINITION:

```

movem-rn-ea-ins(mask, oplen, ins, s)
  =
if predec-modep(s-mode(ins))
then let s&addr be movem-predec(mask, oplen, s-rn(ins), s)
  in
    if writemp(mask, oplen, caddr(s&addr), mc-mem(s))
    then write-an(L,
      caddr(s&addr),
      s-rn(ins),
      update-mem(writem-mem(op-sz(oplen),
        readm-rn(oplen,
          movem-pre-rnlst(mask,
            15,
            nil),
          mc-rfile(car(s&addr))),
        caddr(s&addr),
        mc-mem(s)),
      car(s&addr)))
    else halt(WRITE-SIGNAL, s) endif endlet
elseif movem-rn-ea-addr-modep(ins)
then let s&addr be effec-addr(oplen, s-mode(ins), s-rn(ins), s)
  in
    if mc-haltp(car(s&addr)) then car(s&addr)
    elseif writemp(mask, oplen, caddr(s&addr), mc-mem(s))
    then update-mem(writem-mem(op-sz(oplen),
      readm-rn(oplen,
        movem-rnlst(mask, 0),
        mc-rfile(s)),
      car(s&addr)))

```

```

        caddr ( $s \& addr$ ),
        mc-mem ( $s$ )),
        car ( $s \& addr$ ))
else halt (WRITE-SIGNAL,  $s$ ) endif endlet
else halt (MODE-SIGNAL,  $s$ ) endif

```

The EXT instruction subgroup includes EXT and MOVEM Rn to EA.

DEFINITION:

```

ext-subgroup ( $ins, s$ )
=
if s-mode ( $ins$ ) = 0 then ext-ins ( $ins, s$ )
elseif pc-word-readp (mc-pc ( $s$ ), mc-mem ( $s$ ))
then movem-rn-ea-ins (pc-word-read (mc-pc ( $s$ ), mc-mem ( $s$ ))),
      if b0p (bitn ( $ins, 6$ )) then w
      else L endif,
       $ins$ ,
      update-pc (add (L, mc-pc ( $s$ ), WSZ),  $s$ ))
else halt (PC-SIGNAL,  $s$ ) endif

```

TST instruction. MC68020 and MC68000 differ about addressing modes.

DEFINITION:

```

tst-addr-modep ( $oplen, ins$ )
=
if  $oplen = B$  then data-addr-modep (s-mode ( $ins$ ), s-rn ( $ins$ ))
else addr-modep (s-mode ( $ins$ ), s-rn ( $ins$ )) endif

```

DEFINITION:

```

tst-ins ( $oplen, ins, s$ )
=
if tst-addr-modep ( $oplen, ins$ )
then let  $s \& addr$  be mc-instate ( $oplen, ins, s$ )
      in
      if mc-haltp (car ( $s \& addr$ )) then car ( $s \& addr$ )
      else update-ccr (move-cvznx ( $oplen,$ 
                                    operand ( $oplen, cdr (s \& addr), s$ ),
                                    mc-ccr ( $s$ ))),
      car ( $s \& addr$ )) endif endlet
else halt (MODE-SIGNAL,  $s$ ) endif

```

TAS instruction. It is usually used as a multiprocessor operation.

DEFINITION:

```

tas-addr-modep ( $ins$ )
=

```

$$\begin{aligned}
 & (\text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)) \\
 & \quad \wedge \\
 & \quad \text{alterable-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)))
 \end{aligned}$$

DEFINITION:

$$\text{tas-effect}(opd, ccr) = \text{cons}(\text{setn}(opd, 7, \text{B1}), \text{move-cvznx}(\text{B}, opd, ccr))$$

The opsize of the TAS instruction is byte.

DEFINITION:

$$\begin{aligned}
 & \text{tas-ins}(ins, s) \\
 & = \\
 & \text{if tas-addr-modep}(ins) \\
 & \text{then let } s\&\text{addr} \text{ be } \text{mc-instate}(\text{B}, ins, s) \\
 & \quad \text{in} \\
 & \quad \text{if mc-haltp}(\text{car}(s\&\text{addr})) \text{ then car}(s\&\text{addr}) \\
 & \quad \text{else mapping}(\text{B}, \\
 & \quad \quad \text{tas-effect}(\text{operand}(\text{B}, \text{cdr}(s\&\text{addr}), s), \text{mc-ccr}(s)), \\
 & \quad \quad s\&\text{addr}) \text{ endif} \\
 & \text{endif} \\
 & \text{else halt(MODE-SIGNAL, s)} \text{ endif}
 \end{aligned}$$

The TST instruction subgroup includes TAS and TST. Detect ILLEGAL instruction.

DEFINITION:

$$\begin{aligned}
 & \text{tst-subgroup}(ins, s) \\
 & = \\
 & \text{if op-len}(ins) = Q \\
 & \text{then if head}(ins, 6) = 60 \text{ then halt('illegal-unspecified, s)} \\
 & \quad \text{else tas-ins}(ins, s) \text{ endif} \\
 & \text{else tst-ins}(op-len(ins), ins, s) \text{ endif}
 \end{aligned}$$

DIVS_L instructions. D / S → D. 32/32 → 32q, 32/32 → 32r:32q. The order of write-dn: remainder first, and then quotient. The overflow happens only when the *dopd* is -2^{31} and *sopd* is -1 .

DEFINITION:

$$\begin{aligned}
 & \text{divsl_l}(sopd, dopd, dq, dr, s) \\
 & = \\
 & \text{if b0p}(\text{divs-v}(\text{L}, sopd, \text{L}, dopd, \text{L})) \\
 & \text{then let } q \text{ be iquot}(\text{L}, sopd, \text{L}, dopd, \text{L}), \\
 & \quad r \text{ be irem}(\text{L}, sopd, \text{L}, dopd, \text{L}) \\
 & \quad \text{in} \\
 & \quad \text{update-ccr}(\text{divs-cvznx}(\text{L}, sopd, \text{L}, dopd, \text{L}, \text{mc-ccr}(s)), \\
 & \quad \quad \text{write-dn}(\text{L}, q, dq, \text{write-dn}(\text{L}, r, dr, s))) \text{ endlet} \\
 & \text{else halt('divs-overflow, update-ccr(set-v(B1, mc-ccr(s)), s)) \text{ endif}}
 \end{aligned}$$

64/32 → 32r:32q.

DEFINITION:

```

divs_l(sopd, dopd_low, dq, dr, s)
=
let dopd be app(L, dopd_low, read-dn(L, dr, s))
in
if b0p(divs-v(L, sopd, L, dopd, q))
then let q be iquot(L, sopd, L, dopd, q),
     r be irem(L, sopd, L, dopd, q)
in
update-ccr(divs-cvznx(L, sopd, L, dopd, Q, mc-ccr(s)),
           write-dn(L, q, dq, write-dn(L, r, dr, s))) endlet
else halt('divs-overflow, update-ccr(set-v(B1, mc-ccr(s)), s)) endif endlet

```

DIVU_L instructions. D / S → D. 32/32 → 32q, 32/32 → 32r:32q. In this case, overflow never happens! It is justified by the event quotient-nat-rangep.

DEFINITION:

```

divu_l(sopd, dopd, dq, dr, s)
=
let q be quot(L, sopd, dopd),
   r be rem(L, sopd, dopd)
in
update-ccr(divu-cvznx(L, sopd, dopd, mc-ccr(s)),
           write-dn(L, q, dq, write-dn(L, r, dr, s))) endlet

```

64/32 → 32r:32q.

DEFINITION:

```

divu_l(sopd, dopd_low, dq, dr, s)
=
let dopd be app(L, dopd_low, read-dn(L, dr, s))
in
if b0p(divu-v(L, sopd, dopd))
then let q be quot(L, sopd, dopd),
     r be rem(L, sopd, dopd)
in
update-ccr(divu-cvznx(L, sopd, dopd, mc-ccr(s)),
           write-dn(L, q, dq, write-dn(L, r, dr, s))) endlet
else halt('divu-overflow, update-ccr(set-v(B1, mc-ccr(s)), s)) endif endlet

```

DEFINITION: dq(word) = bits(word, 12, 14)

DEFINITION: dr(word) = bits(word, 0, 2)

DEFINITION:

```

div_l-ins(sopd, word, s)
=
let dopd_low be read-dn(L, dq(word), s)
in
if b0p(bitn(word, 11))
then if nat-to-uint(sopd) = 0 then halt('trap-exception, s)
    elseif b0p(bitn(word, 10))
        then divul(sopd, dopd_low, dq(word), dr(word), s)
        else divul(sopd, dopd_low, dq(word), dr(word), s) endif
elseif nat-to-int(sopd, L) = 0 then halt('trap-exception, s)
elseif b0p(bitn(word, 10))
then divsl(sopd, dopd_low, dq(word), dr(word), s)
else divs(sopd, dopd_low, dq(word), dr(word), s) endif endlet

```

MULS/MULU-long instructions. S * D → D.

DEFINITION:

```

mulu_l_dl(sopd, dopd, dl, s)
=
update-ccr(mulu-cvznx(L, sopd, dopd, L, mc-ccr(s)),
            write-dn(L, mulu(L, sopd, dopd, L), dl, s))

```

DEFINITION:

```

mulu_l_dldh(sopd, dopd, dl, dh, s)
=
if dl = dh then halt('mc-undefined, s)
else update-ccr(mulu-cvznx(Q, sopd, dopd, L, mc-ccr(s)),
                write-dn(L,
                        tail(mulu(Q, sopd, dopd, L), L),
                        dh,
                        write-dn(L, head(mulu(Q, sopd, dopd, L), L), dl, s))) endif

```

DEFINITION:

```

muls_l_dl(sopd, dopd, dl, s)
=
update-ccr(muls-cvznx(L, sopd, dopd, L, mc-ccr(s)),
            write-dn(L, muls(L, sopd, dopd, L), dl, s))

```

DEFINITION:

```

muls_l_dldh(sopd, dopd, dl, dh, s)
=
if dl = dh then halt('mc-undefined, s)
else update-ccr(muls-cvznx(Q, sopd, dopd, L, mc-ccr(s)),
                write-dn(L,
                        tail(muls(Q, sopd, dopd, L), L),
                        dh,
                        write-dn(L, head(muls(Q, sopd, dopd, L), L), dl, s))) endif

```

```

tail(muls(Q, sopd, dopd, L), L),
dh,
write-dn(L, head(muls(Q, sopd, dopd, L), L), dl, s))) endif

DEFINITION: dl(word) = bits(word, 12, 14)

DEFINITION: dh(word) = bits(word, 0, 2)

DEFINITION:
mul-l-ins(sopd, word, s)
=
let dopd be read-dn(L, dl(word), s)
in
if b0p(bitn(word, 11))
then if b0p(bitn(word, 10)) then mulu-l-dl(sopd, dopd, dl(word), s)
    else mulu-l-dldh(sopd, dopd, dl(word), dh(word), s) endif
elseif b0p(bitn(word, 10)) then muls-l-dl(sopd, dopd, dl(word), s)
else muls-l-dldh(sopd, dopd, dl(word), dh(word), s) endif endlet

DEFINITION:
mul-div-l-ins(word, ins, s)
=
if b0p(bitn(word, 15))  $\wedge$  (bits(word, 3, 9) = 0)
then if mul&div-addr-modep(ins)
    then let s&addr be mc-instate(L, ins, s)
    in
    if mc-haltp(car(s&addr)) then car(s&addr)
    else let sopd be operand(L, cdr(s&addr), car(s&addr))
        in
        if b0p(bitn(ins, 6))
            then mul-l-ins(sopd, word, car(s&addr))
            else div-l-ins(sopd,
                word,
                car(s&addr)) endif endlet endif endlet
    else halt(MODE-SIGNAL, s) endif
else halt(RESERVED-SIGNAL, s) endif

```

MOVEM EA to RN instruction. The addressing modes are control plus postincrement. We deal with (An)+ separately.

```

DEFINITION:
movem-ea-rn-addr-modep(ins) = control-addr-modep(s-mode(ins), s-rn(ins))

DEFINITION:
readmp(mask, oplen, addr, mem)
=
read-memp(addr, mem, op-sz(oplen) * movem-len(mask))

```

In the mode of postincrement, if the address register is also loaded from the memory, the value of it upon completion of this instruction has no difference from the other modes.

DEFINITION:

```

movem-ea-rn-ins(mask, oplen, ins, s)
  =
if postinc-modep(s_mode(ins))
then let addr be read-an(L, s_rn(ins), s)
      in
        if readmp(mask, oplen, addr, mc-mem(s))
        then write-an(L,
                      add(L, addr, op-sz(oplen) * movem-len(mask)),
                      s_rn(ins),
                      update-rfile(writem-rn(oplen,
                                              readm-mem(op-sz(oplen),
                                              addr,
                                              mc-mem(s),
                                              movem-len(mask)),
                                              movem-rnlst(mask, 0),
                                              mc-rfile(s)),
                                              s))
        else halt(READ-SIGNAL, s) endif endlet
elseif movem-ea-rn-addr-modep(ins)
then let s&addr be effec-addr(oplen, s-mode(ins), s-rn(ins), s)
      in
        if mc-haltp(car(s&addr)) then car(s&addr)
        elseif readmp(mask, oplen, cddr(s&addr), mc-mem(s))
        then update-rfile(writem-rn(oplen,
                                      readm-mem(op-sz(oplen),
                                      cddr(s&addr),
                                      mc-mem(s),
                                      movem-len(mask)),
                                      movem-rnlst(mask, 0),
                                      mc-rfile(s)),
                                      car(s&addr))
        else halt(READ-SIGNAL, s) endif endlet
else halt(MODE-SIGNAL, s) endif
```

The MOVEM-EA-RN-SUBGROUP includes MOVEM, DIVS/U and MULS/U instructions.

DEFINITION:

```

movem-ea-rn-subgroup(ins, s)
  =
```

```

if pc-word-readp (mc-pc ( $s$ ), mc-mem ( $s$ ))
then let  $word$  be pc-word-read (mc-pc ( $s$ ), mc-mem ( $s$ ))
      in
      if b0p (bitn ( $ins$ , 7))
      then mul-div-l-ins ( $word$ ,  $ins$ , update-pc (add (L, mc-pc ( $s$ ), wsz),  $s$ ))
      else movem-ea-rn-ins ( $word$ ,
                            if b0p (bitn ( $ins$ , 6)) then w
                            else L endif,
                             $ins$ ,
                            update-pc (add (L, mc-pc ( $s$ ), wsz),  $s$ )) endif endlet
else halt (PC-SIGNAL,  $s$ ) endif

```

LINK-long instruction. LINK and UNLK are somewhat complicated. When sp is used as an, the execution order seems different from a simple instantiation.

DEFINITION:

```

link-mapping ( $an$ ,  $disp$ ,  $s$ )
  =
let  $sp$  be sub (L, LSZ, read-sp ( $s$ ))
in
if write-memp ( $sp$ , mc-mem ( $s$ ), LSZ)
then update-mem (write-mem (read-an (L,  $an$ ,  $s$ ),  $sp$ , mc-mem ( $s$ ), LSZ),
                  write-sp (add (L,  $sp$ ,  $disp$ ), write-an (L,  $sp$ ,  $an$ ,  $s$ )))
else halt (WRITE-SIGNAL,  $s$ ) endif endlet

```

DEFINITION:

```

link-l-ins ( $an$ ,  $s$ )
  =
if pc-long-readp (mc-pc ( $s$ ), mc-mem ( $s$ ))
then link-mapping ( $an$ ,
                  pc-long-read (mc-pc ( $s$ ), mc-mem ( $s$ )),
                  update-pc (add (L, mc-pc ( $s$ ), LSZ),  $s$ ))
else halt (PC-SIGNAL,  $s$ ) endif

```

LINK-word instruction.

DEFINITION:

```

link-w-ins ( $an$ ,  $s$ )
  =
if pc-word-readp (mc-pc ( $s$ ), mc-mem ( $s$ ))
then link-mapping ( $an$ ,
                  ext (w, pc-word-read (mc-pc ( $s$ ), mc-mem ( $s$ )), L),
                  update-pc (add (L, mc-pc ( $s$ ), wsz),  $s$ ))
else halt (PC-SIGNAL,  $s$ ) endif

```

UNLK instruction.

DEFINITION:
 $\text{unlk-ins}(an, s)$
 $=$
let sp **be** $\text{read-an}(L, an, s)$
in
if $\text{long-readp}(sp, \text{mc-mem}(s))$
then $\text{write-an}(L, \text{long-read}(sp, \text{mc-mem}(s)), an, \text{write-sp}(\text{add}(L, sp, LSZ), s))$
else $\text{halt}(\text{READ-SIGNAL}, s)$ **endif** **endlet**

The unlk instruction subgroup includes UNLK and LINK-word instructions.
detect trap instruction.

DEFINITION:
 $\text{unlk-subgroup}(ins, s)$
 $=$
if $b0p(\text{bitn}(ins, 4))$ **then** $\text{halt}(\text{'trap-unspecified}, s)$
elseif $b0p(\text{bitn}(ins, 3))$ **then** $\text{link-w-ins}(\text{s_rn}(ins), s)$
else $\text{unlk-ins}(\text{s_rn}(ins), s)$ **endif**

NOP instruction. The machine state, except the program counter, is not affected. But we have already incremented pc when we read the first word of the current instruction. Therefore, we simply return s.

DEFINITION: $\text{nop-ins}(s) = s$

RTD instruction.

DEFINITION:
 $\text{rtd-mapping}(sp, disp, s)$
 $=$
if $\text{long-readp}(sp, \text{mc-mem}(s))$
then let $new-sp$ **be** $\text{add}(L, \text{add}(L, sp, LSZ), \text{ext}(W, disp, L))$
in
 $\text{update-pc}(\text{long-read}(sp, \text{mc-mem}(s)), \text{write-sp}(new-sp, s))$ **endlet**
else $\text{halt}(\text{READ-SIGNAL}, s)$ **endif**

DEFINITION:
 $\text{rtd-ins}(s)$
 $=$
if $\text{pc-word-readp}(\text{mc-pc}(s), \text{mc-mem}(s))$
then $\text{rtd-mapping}(\text{read-sp}(s), \text{pc-word-read}(\text{mc-pc}(s), \text{mc-mem}(s)), s)$
else $\text{halt}(\text{PC-SIGNAL}, s)$ **endif**

RTS instruction. Notice that disp is 0.

DEFINITION: $\text{rts-ins}(s) = \text{rtd-mapping}(\text{read-sp}(s), 0, s)$

RTR instruction. Notice that disp is 0.

DEFINITION:

```
rtr-ins( $s$ )
=
let  $sp$  be read-sp( $s$ )
in
if word-readp( $sp$ , mc-mem( $s$ ))
then rtd-mapping(add(L,  $sp$ , WSZ),
    0,
    update-ccr(word-read(sp, mc-mem( $s$ )),  $s$ ))
else halt(READ-SIGNAL,  $s$ ) endif endlet
```

TRAPV instruction. If the overflow is set, we simply halt the machine. Otherwise, nop. To handle this instruction in verifications, we intend to prove the overflow is not set, and hence the machine performs nop.

DEFINITION: $bvs(v) = \text{fix-bit}(v)$

DEFINITION:

```
trapv-ins( $s$ )
=
if b1p(bvs(ccr-v(mc-ccr( $s$ )))) then halt('trapv-exception,  $s$ )
else  $s$  endif
```

The NOP instruction subgroup includes NOP, RTD, RTS, and RTR instructions. Detect RESET, STOP, RTE, and TRAPV.

DEFINITION:

```
nop-subgroup( $ins, s$ )
=
if b0p(bitn( $ins, 2$ ))
then if b0p(bitn( $ins, 1$ ))
    then if b0p(bitn( $ins, 0$ )) then halt('reset-privileged,  $s$ )
        else nop-ins( $s$ ) endif
    elseif b0p(bitn( $ins, 0$ )) then halt('stop-privileged,  $s$ )
        else halt('rte-privileged,  $s$ ) endif
elseif b0p(bitn( $ins, 1$ ))
then if b0p(bitn( $ins, 0$ )) then rtd-ins( $s$ )
    else rts-ins( $s$ ) endif
elseif b0p(bitn( $ins, 0$ )) then trapv-ins( $s$ )
else rtr-ins( $s$ ) endif
```

JMP instruction. The JMP instruction is unsized. To calculate the effective address by effec-addr, one can arbitrarily supply the operand length. Note that the addr-predec, addr-postinc and immediate are not allowed.

DEFINITION:

$\text{jmp-addr-modep}(ins) = \text{control-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$

JMP does not affect CCR!

DEFINITION:

$\text{jmp-mapping}(addr, s)$

=

if $\text{mc-haltp}(s)$ **then** s
else $\text{update-pc}(addr, s)$ **endif**

DEFINITION:

$\text{jmp-ins}(ins, s)$

=

if $\text{jmp-addr-modep}(ins)$
then let $s\&addr$ **be** $\text{effec-addr}(L, \text{s_mode}(ins), \text{s_rn}(ins), s)$
 in
 $\text{jmp-mapping}(\text{cddr}(s\&addr), \text{car}(s\&addr))$ **endlet**
else halt(MODE-SIGNAL, s) **endif**

JSR instruction. JSR does not affect CCR!

DEFINITION:

$\text{jsr-addr-modep}(ins) = \text{control-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$

DEFINITION:

$\text{jsr-ins}(ins, s)$

=

if $\text{jsr-addr-modep}(ins)$
then let $s\&addr$ **be** $\text{effec-addr}(L, \text{s_mode}(ins), \text{s_rn}(ins), s)$
 in
 if $\text{mc-haltp}(\text{car}(s\&addr))$ **then** $\text{car}(s\&addr)$
 else $\text{jmp-mapping}(\text{cddr}(s\&addr),$
 push-sp(LSZ,
 $\text{mc-pc}(\text{car}(s\&addr)),$
 $\text{car}(s\&addr)))$ **endif** **endlet**
else halt(MODE-SIGNAL, s) **endif**

NOT instruction.

DEFINITION:

$\text{not-addr-modep}(ins)$

=

$(\text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$
 \wedge
 $\text{alterable-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)))$

DEFINITION:
 $\text{not-z}(opd)$
 $=$
if $opd = 0$ **then** b0
else b1 **endif**

DEFINITION:
 $\text{not-n}(oplen, opd)$
 $=$
if $opd < \exp(2, oplen - 1)$ **then** b1
else b0 **endif**

DEFINITION:
 $\text{not-cvznx}(oplen, opd, ccr)$
 $=$
 $\text{cvznx}(\text{b0}, \text{b0}, \text{not-z}(opd), \text{not-n}(oplen, opd), \text{ccr-x}(ccr))$

DEFINITION:
 $\text{not-effect}(oplen, opd, ccr)$
 $=$
 $\text{cons}(\text{lognot}(oplen, opd), \text{not-cvznx}(oplen, opd, ccr))$

DEFINITION:
 $\text{not-ins}(oplen, ins, s)$
 $=$
if $\text{not-addr-modep}(ins)$
then let $s\&addr$ **be** $\text{mc-instate}(oplen, ins, s)$
in
if $\text{mc-haltp}(\text{car}(s\&addr))$ **then** $\text{car}(s\&addr)$
else $\text{mapping}(oplen,$
**not-effect}(oplen,
**operand}(oplen, $\text{cdr}(s\&addr), s),$
mc-ccr}(s)),
s\&addr) **endif** **endlet**
else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif******

DEFINITION:
 $\text{not-subgroup}(ins, s)$
 $=$
if $\text{op-len}(ins) = Q$ **then** $\text{halt}(\text{'move-to-sr-privileged}, s)$
else $\text{not-ins}(\text{op-len}(ins), ins, s)$ **endif**

Opcode 0100. The miscellaneous instruction group includes LEA, CLR, MOVE from CCR, NEG, MOVE to CCR, NOT, SWAP, PEA, EXT-word, MOVEM to EA, TST, TAS, MOVEM to RN, LINK, UNLK, NOP, RTD, RTS, RTR, JSR, JMP.

DEFINITION:
 $\text{misc-group}(ins, s)$
 $=$
if $b0p(\text{bitn}(ins, 8))$
then if $b0p(\text{bitn}(ins, 11))$
then if $b0p(\text{bitn}(ins, 10))$
then if $b0p(\text{bitn}(ins, 9))$ **then** $\text{negx-subgroup}(ins, s)$
else $\text{clr-subgroup}(ins, s)$ **endif**
elseif $b0p(\text{bitn}(ins, 9))$ **then** $\text{neg-subgroup}(ins, s)$
else $\text{not-subgroup}(ins, s)$ **endif**
elseif $b0p(\text{bitn}(ins, 10))$
then if $b0p(\text{bitn}(ins, 9))$
then if $b0p(\text{bitn}(ins, 7))$
then if $b0p(\text{bitn}(ins, 6))$
then if $b0p(\text{bitn}(ins, 5))$
\wedge
 $b0p(\text{bitn}(ins, 4))$
\wedge
 $b1p(\text{bitn}(ins, 3))$ **then** $\text{link_l-ins}(s_rn(ins), s)$
else $\text{halt}('nbcd-unspecified, s)$ **endif**
else $\text{pea-subgroup}(ins, s)$ **endif**
else $\text{ext-subgroup}(ins, s)$ **endif**
else $\text{tst-subgroup}(ins, s)$ **endif**
elseif $b0p(\text{bitn}(ins, 9))$ **then** $\text{movem-ea-rn-subgroup}(ins, s)$
elseif $b0p(\text{bitn}(ins, 7))$
then if $b0p(\text{bitn}(ins, 6))$ **then** $\text{halt}(\text{RESERVED-SIGNAL}, s)$
elseif $b0p(\text{bitn}(ins, 5))$ **then** $\text{unlk-subgroup}(ins, s)$
elseif $b0p(\text{bitn}(ins, 4))$ **then** $\text{halt}('move-usp-unspecified, s)$
elseif $b0p(\text{bitn}(ins, 3))$ **then** $\text{nop-subgroup}(ins, s)$
else $\text{halt}('movec-unspecified, s)$ **endif**
elseif $b0p(\text{bitn}(ins, 6))$ **then** $\text{jsr-ins}(ins, s)$
else $\text{jmp-ins}(ins, s)$ **endif**
elseif $b1p(\text{bitn}(ins, 6)) \wedge b1p(\text{bitn}(ins, 7))$ **then** $\text{lea-subgroup}(ins, s)$
else $\text{halt}('chk-unspecified, s)$ **endif**

Some useful definitions for Bcc and Scc instruction groups. Notice that bvs has been defined in TRAPV.

DEFINITION: $\text{bcs}(c) = \text{fix-bit}(c)$

DEFINITION: $\text{beq}(z) = \text{fix-bit}(z)$

DEFINITION: $\text{bmi}(n) = \text{fix-bit}(n)$

DEFINITION:

$\text{ble}(v, z, n) = \text{b-or}(z, \text{b-or}(\text{b-and}(n, \text{b-not}(v)), \text{b-and}(\text{b-not}(n), v)))$

DEFINITION:

$$\text{bgt}(v, z, n) = \text{b-and}(\text{b-or}(\text{b-and}(n, v), \text{b-and}(\text{b-not}(n), \text{b-not}(v))), \text{b-not}(z))$$

DEFINITION:

$$\text{blt}(v, n) = \text{b-or}(\text{b-and}(n, \text{b-not}(v)), \text{b-and}(\text{b-not}(n), v))$$

DEFINITION:

$$\text{bge}(v, n) = \text{b-or}(\text{b-and}(n, v), \text{b-and}(\text{b-not}(n), \text{b-not}(v)))$$

DEFINITION: $\text{bls}(c, z) = \text{b-or}(c, z)$

DEFINITION: $\text{bhi}(c, z) = \text{b-and}(\text{b-not}(c), \text{b-not}(z))$

DEFINITION:

$$\text{branch-cc}(cond, ccr)$$

=

if $cond < 8$

then if $cond < 4$

then if $cond < 2$

then if $cond = 0$ **then** B1

else B0 **endif**

elseif $cond = 2$ **then** $\text{bhi}(\text{ccr-c}(ccr), \text{ccr-z}(ccr))$

else $\text{bls}(\text{ccr-c}(ccr), \text{ccr-z}(ccr))$ **endif**

elseif $cond < 6$

then if $cond = 4$ **then** $\text{b-not}(\text{bcs}(\text{ccr-c}(ccr)))$

else $\text{bcs}(\text{ccr-c}(ccr))$ **endif**

elseif $cond = 6$ **then** $\text{b-not}(\text{beq}(\text{ccr-z}(ccr)))$

else $\text{beq}(\text{ccr-z}(ccr))$ **endif**

elseif $cond < 12$

then if $cond < 10$

then if $cond = 8$ **then** $\text{b-not}(\text{bvs}(\text{ccr-v}(ccr)))$

else $\text{bvs}(\text{ccr-v}(ccr))$ **endif**

elseif $cond = 10$ **then** $\text{b-not}(\text{bmi}(\text{ccr-n}(ccr)))$

else $\text{bmi}(\text{ccr-n}(ccr))$ **endif**

elseif $cond < 14$

then if $cond = 12$ **then** $\text{bge}(\text{ccr-v}(ccr), \text{ccr-n}(ccr))$

else $\text{blt}(\text{ccr-v}(ccr), \text{ccr-n}(ccr))$ **endif**

elseif $cond = 14$ **then** $\text{bgt}(\text{ccr-v}(ccr), \text{ccr-z}(ccr), \text{ccr-n}(ccr))$

else $\text{ble}(\text{ccr-v}(ccr), \text{ccr-z}(ccr), \text{ccr-n}(ccr))$ **endif**

BSR instruction.

DEFINITION:

$$\text{bsr-ins}(pc, disp, s) = \text{push-sp}(\text{LSZ}, pc, \text{update-pc}(\text{add}(\text{L}, \text{mc-pc}(s)), disp), s)$$

Bcc and BRA instructions are specified as follows. The BSR instruction needs some auxiliary functions to specify it. We define BRA and Bcc together. Since 0000 is always true.

DEFINITION:

```
bcc-ra-sr(pc, cond, disp, s)
=
if cond = 0 then update-pc(add(L, mc-pc(s), disp), s)
elseif cond = 1 then bsr-ins(pc, disp, s)
elseif b0p(branch-cc(cond, mc-ccr(s))) then update-pc(pc, s)
else update-pc(add(L, mc-pc(s), disp), s) endif
```

Opcode 0110. The Bcc instruction group includes Bcc, BRA and BSR instructions.

DEFINITION:

```
bcc-group(disp, ins, s)
=
if disp = 0
then if pc-word-readp(mc-pc(s), mc-mem(s))
    then bcc-ra-sr(add(L, mc-pc(s), WSZ),
                    cond-field(ins),
                    ext(W, pc-word-read(mc-pc(s), mc-mem(s)), L),
                    s)
    else halt(PC-SIGNAL, s) endif
elseif disp = 255
then if pc-long-readp(mc-pc(s), mc-mem(s))
    then bcc-ra-sr(add(L, mc-pc(s), LSZ),
                    cond-field(ins),
                    pc-long-read(mc-pc(s), mc-mem(s)),
                    s)
    else halt(PC-SIGNAL, s) endif
else bcc-ra-sr(mc-pc(s), cond-field(ins), ext(B, disp, L), s) endif
```

Scc instruction.

DEFINITION:

```
scc-addr-modep(ins)
=
(data-addr-modep(s_mode(ins), s_rn(ins))
 ^  
alterable-addr-modep(s_mode(ins), s_rn(ins)))
```

CCR is not affected by Scc.

DEFINITION:

```

scc-effect (cond, ccr)
=
cons (if b0p (branch-cc (cond, ccr)) then 0
      else 255 endif,
      ccr)

```

DEFINITION:

```

scc-ins (ins, s)
=
if scc-addr-modep (ins)
then let s'addr be mc-instate (B, ins, s)
    in
    if mc-haltp (car (s'addr)) then car (s'addr)
    else mapping (B,
                  scc-effect (cond-field (ins), mc-ccr (s)),
                  s'addr) endif endlet
else halt (MODE-SIGNAL, s) endif

```

DBcc instruction.

DEFINITION:

```

dbcc-loop (rn, s)
=
let cnt be sub (W, 1, read-dn (W, rn, s))
in
if nat-to-int (cnt, W) = -1
then update-pc (add (L, mc-pc (s), WSZ), write-dn (W, cnt, rn, s))
else update-pc (add (L,
                     mc-pc (s),
                     ext (W, pc-word-read (mc-pc (s), mc-mem (s)), L)),
                     write-dn (W, cnt, rn, s)) endif endlet

```

DEFINITION:

```

dbcc-ins (ins, s)
=
if pc-word-readp (mc-pc (s), mc-mem (s))
then if b0p (branch-cc (cond-field (ins), mc-ccr (s)))
    then dbcc-loop (s_rn (ins), s)
    else update-pc (add (L, mc-pc (s), WSZ), s) endif
else halt (PC-SIGNAL, s) endif

```

ADDQ instruction.

DEFINITION:

```

addq-addr-modep (oplen, ins)

```

$$\begin{aligned}
&= \\
&(\text{alterable-addr-modep}(\text{s_mode}(ins), \text{d_mode}(ins)) \\
&\quad \wedge \\
&\quad (\neg \text{byte-an-direct-modep}(oplen, \text{s_mode}(ins))))
\end{aligned}$$

It seems to us that there is no difference between word and long word operations for the ADDQ instruction in the address register direct mode.

DEFINITION:

```

addq-ins(oplen, ins, s)
=
if addq-addr-modep(oplen, ins)
then if an-direct-modep(s-mode(ins))
    then write-an(L,
        add(L, read-an(L, s-rn(ins), s), i-data(d-rn(ins))),
        s-rn(ins),
        s)
    else add-mapping(i-data(d-rn(ins)), opplen, ins, s) endif
else halt(MODE-SIGNAL, s) endif

```

SUBQ instruction. Same remark as for ADDQ.

DEFINITION:

$$\begin{aligned}
&\text{subq-addr-modep}(oplen, ins) \\
&= \\
&(\text{alterable-addr-modep}(\text{s_mode}(ins), \text{d_mode}(ins)) \\
&\quad \wedge \\
&\quad (\neg \text{byte-an-direct-modep}(oplen, \text{s_mode}(ins))))
\end{aligned}$$

DEFINITION:

```

subq-ins(oplen, ins, s)
=
if subq-addr-modep(oplen, ins)
then if an-direct-modep(s-mode(ins))
    then write-an(L,
        sub(L, i-data(d-rn(ins)), read-an(L, s-rn(ins), s)),
        s-rn(ins),
        s)
    else sub-mapping(i-data(d-rn(ins)), opplen, ins, s) endif
else halt(MODE-SIGNAL, s) endif

```

Opcode 0101. The Scc instruction group includes Scc, DBcc, ADDQ, and SUBQ instructions.

DEFINITION:

scc-group(ins, s)

```

=
if op-len(ins) = Q
then if s_mode(ins) = 1 then dbcc-ins(ins, s)
    elseif s_mode(ins) = 7 then halt('trapcc-unspecified, s)
    else scc-ins(ins, s) endif
elseif b0p(bitn(ins, 8)) then addq-ins(op-len(ins), ins, s)
else subq-ins(op-len(ins), ins, s) endif

```

Opcode 0111. MOVEQ instruction.

DEFINITION:

```

moveq-ins(ins, s)
=
if b0p(bitn(ins, 8))
then d-mapping(L, move-effect(L, ext(B, head(ins, B), L), mc-ccr(s)), d_rn(ins), s)
else halt(RESERVED-SIGNAL, s) endif

```

CMP instruction.

DEFINITION:

```

cmp-cvznx(oplen, sopd, dopd, ccr)
=
cvznx(sub-c(oplen, sopd, dopd),
       sub-v(oplen, sopd, dopd),
       sub-z(oplen, sopd, dopd),
       sub-n(oplen, sopd, dopd),
       ccr-x(ccr))

```

DEFINITION:

```

cmp-addr-modep(oplen, ins)
=
(addr-modep(s_mode(ins), s_rn(ins)))
  ^
(¬ byte-an-direct-modep(oplen, s_mode(ins)))

```

The execution of the CMP instruction.

DEFINITION:

```

cmp-ins(oplen, ins, s)
=
if cmp-addr-modep(oplen, ins)
then let s&addr be mc-instate(oplen, ins, s)
    in
    if mc-haltp(car(s&addr)) then car(s&addr)
    else update-ccr(cmp-cvznx(oplen,
                                operand(oplen,

```

```

        cdr(s&addr),
        car(s&addr)),
    read-dn(oplen, d_rn(ins), s),
    mc-ccr(s)),
car(s&addr)) endif endlet
else halt(MODE-SIGNAL, s) endif

```

CMPA instruction.

DEFINITION:

$$\text{cmpa-addr-modep}(ins) = \text{addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$$

The cvznx-flag setting is the same as the CMP instruction. The only difference is that word operation is sign-extended to longword operation.

DEFINITION:

```

cmpa-ins(oplen, ins, s)
=
if cmpa-addr-modep(ins)
then let s&addr be mc-instate(oplen, ins, s)
    in
    if mc-haltp(car(s&addr)) then car(s&addr)
    else update-ccr(cmp-cvznx(L,
                                ext(oplen,
                                     operand(oplen, cdr(s&addr), s),
                                     L),
                                read-an(L, d_rn(ins), s),
                                mc-ccr(s)),
                                car(s&addr)) endif endlet
else halt(MODE-SIGNAL, s) endif

```

EOR instruction.

DEFINITION:

$$\text{eor-z}(sopd, dopd) =$$

```

if sopd = dopd then b1
else b0 endif

```

DEFINITION:

$$\text{eor-n}(oplen, sopd, dopd) = \text{b-eor}(\text{bitn}(sopd, opplen - 1), \text{bitn}(dopd, opplen - 1))$$

DEFINITION:

$$\text{eor-cvznx}(oplen, sopd, dopd, ccr) =$$

$$\text{cvznx}(\text{b0}, \text{b0}, \text{eor-z}(sopd, dopd), \text{eor-n}(oplen, sopd, dopd), \text{ccr-x}(ccr))$$

DEFINITION:
 $\text{eor-effect}(\text{oplen}, \text{sopd}, \text{dopd}, \text{ccr})$
 $=$
 $\text{cons}(\text{logeor}(\text{sopd}, \text{dopd}), \text{eor-cvznx}(\text{oplen}, \text{sopd}, \text{dopd}, \text{ccr}))$

DEFINITION:
 $\text{eor\&eori-addr-modep}(\text{ins})$
 $=$
 $(\text{data-addr-modep}(\text{s_mode}(\text{ins}), \text{s_rn}(\text{ins}))$
 \wedge
 $\text{alterable-addr-modep}(\text{s_mode}(\text{ins}), \text{s_rn}(\text{ins})))$

DEFINITION:
 $\text{eor-mapping}(\text{sopd}, \text{oplen}, \text{ins}, \text{s})$
 $=$
let $s\&\text{addr}$ **be** $\text{mc-instate}(\text{oplen}, \text{ins}, \text{s})$
in
if $\text{mc-haltp}(\text{car}(\text{s}\&\text{addr}))$ **then** $\text{car}(\text{s}\&\text{addr})$
else $\text{mapping}(\text{oplen},$
 $\quad \text{eor-effect}(\text{oplen},$
 $\quad \quad \text{sopd},$
 $\quad \quad \text{operand}(\text{oplen}, \text{cdr}(\text{s}\&\text{addr}), \text{s}),$
 $\quad \quad \text{mc-ccr}(\text{s})),$
 $\quad \text{s}\&\text{addr})$ **endif** **endlet**

DEFINITION:
 $\text{eor-ins}(\text{oplen}, \text{ins}, \text{s})$
 $=$
if $\text{eor\&eori-addr-modep}(\text{ins})$
then $\text{eor-mapping}(\text{read-dn}(\text{oplen}, \text{d_rn}(\text{ins}), \text{s}), \text{oplen}, \text{ins}, \text{s})$
else $\text{halt}(\text{MODE-SIGNAL}, \text{s})$ **endif**

CMPM instruction.

DEFINITION:
 $\text{cmpm-mapping}(\text{addr}, \text{oplen}, \text{ins}, \text{s})$
 $=$
let $s\&\text{addr}$ **be** $\text{addr-postinc}(\text{oplen}, \text{d_rn}(\text{ins}), \text{s})$
in
if $\text{read-memp}(\text{caddr}(\text{s}\&\text{addr}), \text{mc-mem}(\text{s}), \text{op-sz}(\text{oplen}))$
then $\text{update-ccr}(\text{cmp-cvznx}(\text{oplen},$
 $\quad \text{operand}(\text{oplen}, \text{addr}, \text{s}),$
 $\quad \text{operand}(\text{oplen}, \text{cdr}(\text{s}\&\text{addr}), \text{s}),$
 $\quad \text{mc-ccr}(\text{s})),$
 $\quad \text{car}(\text{s}\&\text{addr}))$
else $\text{halt}(\text{READ-SIGNAL}, \text{s})$ **endif** **endlet**

DEFINITION:

```

cmpm-ins(oplen, ins, s)
  =
let s&addr be addr-postinc (oplen, s_rn (ins), s)
in
if read-memp(cddr (s&addr), mc-mem (s), op-sz (oplen))
then cmpm-mapping(cdr (s&addr), oplen, ins, car (s&addr))
else halt (READ-SIGNAL, s) endif endlet

```

Opcode 1011. The CMP instruction group includes instructions CMP, CMPA, EOR, and CMPM.

DEFINITION:

```

cmp-group(oplen, ins, s)
  =
if b0p (bitn (ins, 8))
then if oplen = Q then cmpa-ins (W, ins, s)
    else cmp-ins (oplen, ins, s) endif
elseif oplen = Q then cmpa-ins (L, ins, s)
elseif s_mode (ins) = 1 then cmpm-ins (oplen, ins, s)
else eor-ins (oplen, ins, s) endif

```

MOVEP instruction. MOVEP moves a data register into alternate bytes of memory.

DEFINITION:

```

movep-writep (addr, mem, n)
  =
if n ≤ 0 then t
else byte-writep (add (L, addr, 2 * (n - 1)), mem)
    ^
    movep-writep (addr, mem, n - 1) endif

```

DEFINITION:

```

movep-write (value, addr, mem, n)
  =
if n ≤ 0 then mem
else movep-write (tail (value, B),
                  addr,
                  byte-write (value, add (L, addr, 2 * (n - 1)), mem),
                  n - 1) endif

```

DEFINITION:

```

movep-to-mem (addr, oplen, ins, s)
  =
if movep-writep (addr, mc-mem (s), op-sz (oplen))

```

```

then update-mem(movep-write(read-dn(oplen, d_rn(ins), s),
                           addr,
                           mc-mem(s),
                           op-sz(oplen)),
                           s)
else halt(WRITE-SIGNAL, s) endif

```

MOVEP moves alternate bytes in memory into a data register.

DEFINITION:

```

movep-readp(addr, mem, n)
  =
if n  $\simeq$  0 then t
else byte-readp(addr, mem)  $\wedge$  movep-readp(add(L, addr, wsz), mem, n - 1) endif

```

DEFINITION:

```

movep-read(addr, mem, n)
  =
if n  $\simeq$  0 then 0
else app(B,
           byte-read(add(L, addr, 2 * (n - 1)), mem),
           movep-read(addr, mem, n - 1)) endif

```

DEFINITION:

```

movep-to-reg(addr, oplen, ins, s)
  =
if movep-readp(addr, mc-mem(s), op-sz(oplen))
then write-dn(oplen, movep-read(addr, mc-mem(s), op-sz(oplen)), d_rn(ins), s)
else halt(READ-SIGNAL, s) endif

```

DEFINITION: evenp(*x*) = b0p(bcar(*x*))

DEFINITION:

```

movep-addr(s & addr)
  =
if evenp(cddr(s & addr)) then cddr(s & addr)
else add(L, cddr(s & addr), BSZ) endif

```

DEFINITION:

```

movep-ins(opmode, ins, s)
  =
let s & addr be addr-disp(mc-pc(s), s_rn(ins), s)
in
if mc-haltp(car(s & addr)) then car(s & addr)
elseif opmode < 6

```

```

then if opmode = 4
  then movep-to-reg(movep-addr(s&addr), w, ins, car(s&addr))
  else movep-to-reg(movep-addr(s&addr), l, ins, car(s&addr)) endif
elseif opmode = 6
  then movep-to-mem(movep-addr(s&addr), w, ins, car(s&addr))
  else movep-to-mem(movep-addr(s&addr), l, ins, car(s&addr)) endif endlet

```

Some functions for bit operations.

DEFINITION:

```

bxxx-oplen (smode)
  =
if dn-direct-modep (smode) then l
else b endif

```

DEFINITION:

```

bxxx-num (smode, bnum)
  =
if dn-direct-modep (smode) then head (bnum, 5)
else head (bnum, 3) endif

```

DEFINITION:

```

bxxx-opd (smode, s&addr)
  =
if dn-direct-modep (smode) then read-dn (l, cddr (s&addr), car (s&addr))
else byte-read (cddr (s&addr), mc-mem (car (s&addr))) endif

```

BCHG instruction.

DEFINITION:

```

bchg-addr-modep (ins)
  =
(data-addr-modep (s_mode (ins), s_rn (ins))
  ^
alterable-addr-modep (s_mode (ins), s_rn (ins)))

```

DEFINITION:

```

bchg-effect (bnum, opd, ccr)
  =
cons (setn (opd, bnum, b-not (bitn (opd, bnum))), set-z (b-not (bitn (opd, bnum)), ccr))

```

DEFINITION:

```

bchg-ins (bnum, ins, s)
  =
if bchg-addr-modep (ins)
then let s&addr be mc-instate (B, ins, s)

```

```

in
if mc-haltp(car(s&addr)) then car(s&addr)
else mapping(bxxx-oplen(s_mode(ins)),
              bchg-effect(bxxx-num(s_mode(ins), bnum),
                           bxxx-opd(s_mode(ins), s&addr),
                           mc-ccr(s)),
              s&addr) endif endlet
else halt(MODE-SIGNAL, s) endif

```

BCLR instruction.

DEFINITION:

$$\begin{aligned} \text{bclr-addr-modep}(ins) \\ = \\ (\text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)) \\ \wedge \\ \text{alterable-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{bclr-effect}(bnum, opd, ccr) \\ = \\ \text{cons}(\text{setn}(opd, bnum, B0), \text{set-z}(\text{b-not}(\text{bitn}(opd, bnum)), ccr)) \end{aligned}$$

DEFINITION:

$$\begin{aligned} \text{bclr-ins}(bnum, ins, s) \\ = \\ \begin{aligned} \text{if } \text{bclr-addr-modep}(ins) \\ \text{then let } s\&\text{addr} \text{ be } \text{mc-instate}(\text{B}, ins, s) \\ \text{in} \\ \text{if } \text{mc-haltp}(\text{car}(s\&\text{addr})) \text{ then } \text{car}(s\&\text{addr}) \\ \text{else } \text{mapping}(\text{bxxx-oplen}(\text{s_mode}(ins)), \\ \text{bclr-effect}(\text{bxxx-num}(\text{s_mode}(ins), bnum), \\ \text{bxxx-opd}(\text{s_mode}(ins), s\&\text{addr}), \\ \text{mc-ccr}(s)), \\ s\&\text{addr}) \text{ endif } \text{endlet} \\ \text{else } \text{halt}(\text{MODE-SIGNAL}, s) \text{ endif} \end{aligned} \end{aligned}$$

BSET instruction.

DEFINITION:

$$\begin{aligned} \text{bset-addr-modep}(ins) \\ = \\ (\text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)) \\ \wedge \\ \text{alterable-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))) \end{aligned}$$

DEFINITION:
 $\text{bset-effect}(bnum, opd, ccr)$
 $=$
 $\text{cons}(\text{setn}(opd, bnum, \text{B1}), \text{set-z}(\text{b-not}(\text{bitn}(opd, bnum)), ccr))$

DEFINITION:
 $\text{bset-ins}(bnum, ins, s)$
 $=$
if $\text{bset-addr-modep}(ins)$
then let $s\&addr$ **be** $\text{mc-instate}(\text{B}, ins, s)$
in
if $\text{mc-haltp}(\text{car}(s\&addr))$ **then** $\text{car}(s\&addr)$
else $\text{mapping}(\text{bxxx-oplen}(\text{s_mode}(ins)),$
 $\quad \text{bset-effect}(\text{bxxx-num}(\text{s_mode}(ins), bnum),$
 $\quad \quad \text{bxxx-opd}(\text{s_mode}(ins), s\&addr),$
 $\quad \quad \text{mc-ccr}(s)),$
 $\quad \quad s\&addr)$ **endif** **endlet**
else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif**

BTST instruction.

DEFINITION:
 $\text{btst-addr-modep}(ins) = \text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$

DEFINITION:
 $\text{btst-ins}(bnum, ins, s)$
 $=$
if $\text{btst-addr-modep}(ins)$
then let $s\&addr$ **be** $\text{mc-instate}(\text{B}, ins, s)$
in
if $\text{mc-haltp}(\text{car}(s\&addr))$ **then** $\text{car}(s\&addr)$
else $\text{update-ccr}(\text{set-z}(\text{b-not}(\text{bitn}(\text{bxxx-opd}(\text{s_mode}(ins),$
 $\quad s\&addr),$
 $\quad \text{bxxx-num}(\text{s_mode}(ins), bnum))),$
 $\quad \text{mc-ccr}(s)),$
 $\quad \text{car}(s\&addr))$ **endif** **endlet**
else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif**

‘bit-ins’ includes the BTST, BCLR, BCHG, and BSET instructions.

DEFINITION:
 $\text{bit-ins}(bnum, ins, s)$
 $=$
let type **be** $\text{bits}(ins, 6, 7)$
in

```

if type < 2
then if type = 0 then btst-ins(bnum, ins, s)
    else bchg-ins(bnum, ins, s) endif
elseif type = 2 then bclr-ins(bnum, ins, s)
else bset-ins(bnum, ins, s) endif endlet

```

Dynamic bit operation. BTST, BCLR, BCHG, and BSET instructions.

DEFINITION:

```

d-bit-subgroup(ins, s)
=
if s-mode(ins) = 1 then movep-ins(opmode-field(ins), ins, s)
else bit-ins(read-dn(L, d_rn(ins), s), ins, s) endif

```

Static bit operation. BTST, BCLR, BCHG, and BSET instructions.

DEFINITION:

```

s-bit-subgroup(ins, s)
=
if pc-word-readp(mc-pc(s), mc-mem(s))
then if pc-byte-read(mc-pc(s), mc-mem(s)) = 0
    then bit-ins(pc-byte-read(add(L, mc-pc(s), BSZ), mc-mem(s)),
                  ins,
                  update-pc(add(L, mc-pc(s), WSZ), s))
    else halt(RESERVED-SIGNAL, s) endif
else halt(PC-SIGNAL, s) endif

```

ORI instruction.

DEFINITION:

```

ori-addr-modep(ins)
=
(data-addr-modep(s-mode(ins), s_rn(ins))
 ^ 
 alterable-addr-modep(s-mode(ins), s_rn(ins)))

```

DEFINITION:

```

ori-ins(oplen, ins, s)
=
let s&idata be immediate(oplen, mc-pc(s), s)
in
if mc-haltp(car(s&idata)) then car(s&idata)
elseif ori-addr-modep(ins)
then or-mapping(cddr(s&idata), oplen, ins, car(s&idata))
else halt(MODE-SIGNAL, s) endif endlet

```

ORI to CCR instruction.

DEFINITION:
 $\text{ori-to-ccr-ins}(pc, s)$
 $=$
if pc-word-readp(pc , mc-mem(s))
then if pc-byte-read(pc , mc-mem(s)) = 0
 then update-ccr(logor(pc-byte-read(add(L, pc , BSZ), mc-mem(s)), mc-ccr(s))),
 update-pc(add(L, pc , WSZ), s))
 else halt(RESERVED-SIGNAL, s) **endif**
else halt(PC-SIGNAL, s) **endif**

ORI and ORI to CCR instructions. Detect ORI to SR, CMP2, and CHK2.

DEFINITION:
 $\text{ori-subgroup}(oplen, ins, s)$
 $=$
if $oplen = Q$ **then** halt('cmp2-chk2-unspecified, s)
elseif head(ins , 6) = 60
then if $oplen = B$ **then** ori-to-ccr-ins(mc-pc(s), s)
 elseif $oplen = W$ **then** halt('ori-to-sr-privileged, s)
 else halt(RESERVED-SIGNAL, s) **endif**
else ori-ins($oplen, ins, s$) **endif**

ANDI instruction.

DEFINITION:
 $\text{andi-addr-modep}(ins)$
 $=$
 $(\text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$
 \wedge
 $\text{alterable-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins)))$

DEFINITION:
 $\text{andi-ins}(oplen, ins, s)$
 $=$
let $s\&idata$ **be** immediate($oplen$, mc-pc(s), s)
in
if mc-haltp(s) **then** car($s\&idata$)
elseif andi-addr-modep(ins)
then and-mapping(cddr($s\&idata$), $oplen$, ins , car($s\&idata$))
else halt(MODE-SIGNAL, s) **endif** **endlet**

ANDI to CCR instruction.

DEFINITION:
 $\text{andi-to-ccr-ins}(pc, s)$
 $=$

```

if pc-word-readp (pc, mc-mem (s))
then if pc-byte-read (pc, mc-mem (s)) = 0
    then update-ccr (logand (pc-byte-read (add (L, pc, BSZ), mc-mem (s)), mc-ccr (s)),
        update-pc (add (L, pc, WSZ), s))
    else halt (RESERVED-SIGNAL, s) endif
else halt (PC-SIGNAL, s) endif

```

ANDI and ANDI to CCR instructions. Detect ANDI to SR, CMP2 and CHK2.

DEFINITION:

```

andi-subgroup (oplen, ins, s)
=
if oplen = Q then halt ('cmp2-chk2-unspecified, s)
elseif head (ins, 6) = 60
then if oplen = B then andi-to-ccr-ins (mc-pc (s), s)
    elseif oplen = W then halt ('andi-to-sr-unspecified, s)
        else halt (RESERVED-SIGNAL, s) endif
else andi-ins (oplen, ins, s) endif

```

SUBI instruction. Detect CMP2 and CHK2.

DEFINITION:

```

subi-addr-modep (ins)
=
(data-addr-modep (s_mode (ins), s_rn (ins))
    ^
alterable-addr-modep (s_mode (ins), s_rn (ins)))

```

DEFINITION:

```

subi-ins (oplen, ins, s)
=
let s&idata be immediate (oplen, mc-pc (s), s)
in
if mc-haltp (car (s&idata)) then car (s&idata)
elseif subi-addr-modep (ins)
then sub-mapping (caddr (s&idata), oplen, ins, car (s&idata))
else halt (MODE-SIGNAL, s) endif endlet

```

DEFINITION:

```

subi-subgroup (oplen, ins, s)
=
if oplen = Q then halt ('cmp2-chk2-unspecified, s)
else subi-ins (oplen, ins, s) endif

```

ADDI instruction. Detect RTM and CALLM.

DEFINITION:
 $\text{addi-addr-modep}(\text{ins})$
 $=$
 $(\text{data-addr-modep}(\text{s_mode}(\text{ins}), \text{s_rn}(\text{ins}))$
 \wedge
 $\text{alterable-addr-modep}(\text{s_mode}(\text{ins}), \text{s_rn}(\text{ins})))$

DEFINITION:
 $\text{addi-ins}(\text{oplen}, \text{ins}, s)$
 $=$
let $s\&idata$ **be** immediate(oplen , mc-pc(s), s)
in
if mc-haltp(car($s\&idata$)) **then** car($s\&idata$)
elseif addi-addr-modep(ins)
then add-mapping(cddr($s\&idata$), oplen , ins , car($s\&idata$))
else halt(MODE-SIGNAL, s) **endif** **endlet**

DEFINITION:
 $\text{addi-subgroup}(\text{oplen}, \text{ins}, s)$
 $=$
if $\text{oplen} = Q$ **then** halt('RTM-CALLM-UNSPECIFIED, s)
else addi-ins(oplen , ins , s) **endif**

EORI instruction.

DEFINITION:
 $\text{eori-ins}(\text{oplen}, \text{ins}, s)$
 $=$
let $s\&idata$ **be** immediate(oplen , mc-pc(s), s)
in
if mc-haltp(car($s\&idata$)) **then** car($s\&idata$)
elseif eor&eori-addr-modep(ins)
then eor-mapping(cddr($s\&idata$), oplen , ins , car($s\&idata$))
else halt(MODE-SIGNAL, s) **endif** **endlet**

EORI to CCR instruction.

DEFINITION:
 $\text{eori-to-ccr-ins}(\text{pc}, s)$
 $=$
if pc-word-readp(pc , mc-mem(s))
then if pc-byte-read(pc , mc-mem(s)) = 0
then update-ccr(logeor(pc-byte-read(add(L, pc , BSZ), mc-mem(s)), mc-ccr(s)),
update-pc(add(L, pc , WSZ), s))
else halt(RESERVED-SIGNAL, s) **endif**
else halt(PC-SIGNAL, s) **endif**

EORI and EORI to CCR instructions. Detect EORI to SR, CAS and CAS2 instructions!

DEFINITION:
 $\text{eori-subgroup}(oplen, ins, s)$
 $=$
if $oplen = Q$ **then** $\text{halt}(\text{'cas-cas2-unspecified}, s)$
elseif $\text{head}(ins, 6) = 60$
then if $oplen = B$ **then** $\text{eori-to-ccr-ins}(\text{mc-pc}(s), s)$
elseif $oplen = W$ **then** $\text{halt}(\text{'eori-to-sr-unspecified}, s)$
else $\text{halt}(\text{RESERVED-SIGNAL}, s)$ **endif**
else $\text{eori-ins}(oplen, ins, s)$ **endif**

CMPI instruction.

DEFINITION:
 $\text{cmpi-addr-modep}(ins)$
 $=$
 $(\text{data-addr-modep}(\text{s_mode}(ins), \text{s_rn}(ins))$
 \wedge
 $(\neg \text{idata-modep}(\text{s_mode}(ins), \text{s_rn}(ins))))$

DEFINITION:
 $\text{cmpi-mapping}(idata, oplen, ins, s)$
 $=$
let $s\&addr$ **be** $\text{mc-instate}(oplen, ins, s)$
in
if $\text{mc-haltp}(\text{car}(s\&addr))$ **then** $\text{car}(s\&addr)$
else $\text{update-ccr}(\text{cmp-cvznx}(oplen,$
 $\quad idata,$
 $\quad \text{operand}(oplen, \text{cdr}(s\&addr), s),$
 $\quad \text{mc-ccr}(s)),$
 $\quad \text{car}(s\&addr))$ **endif** **endlet**

DEFINITION:
 $\text{cmpi-ins}(oplen, ins, s)$
 $=$
let $s\&idata$ **be** $\text{immediate}(oplen, \text{mc-pc}(s), s)$
in
if $\text{mc-haltp}(\text{car}(s\&idata))$ **then** $\text{car}(s\&idata)$
elseif $\text{cmpi-addr-modep}(ins)$
then $\text{cmpi-mapping}(\text{cddr}(s\&idata), oplen, ins, \text{car}(s\&idata))$
else $\text{halt}(\text{MODE-SIGNAL}, s)$ **endif** **endlet**

The CMPI subgroup includes only the CMPI instruction. Detect CAS and CAS2 instructions!

DEFINITION:

```

cmpi-subgroup(oplen, ins, s)
  =
if oplen = q then halt('cas-cas2-unspecified, s)
else cmpi-ins(oplen, ins, s) endif
```

Opcode 0000. This instruction group includes instructions ORI, ORI to CCR, BTST, BCLR, BCHG, BSET, MOVEP, ANDI, ANDI to CCR, SUBI, ADDI, EORI, EORI to CCR, CMPI.

DEFINITION:

```

bit-group(ins, s)
  =
if b0p(bitn(ins, 8))
then if b0p(bitn(ins, 11))
  then if b0p(bitn(ins, 10))
    then if b0p(bitn(ins, 9)) then ori-subgroup(op-len(ins), ins, s)
      else andi-subgroup(op-len(ins), ins, s) endif
    elseif b0p(bitn(ins, 9)) then subi-ins(op-len(ins), ins, s)
      else addi-subgroup(op-len(ins), ins, s) endif
  elseif b0p(bitn(ins, 10))
    then if b0p(bitn(ins, 9)) then s-bit-subgroup(ins, s)
      else eori-subgroup(op-len(ins), ins, s) endif
    elseif b0p(bitn(ins, 9)) then cmpi-subgroup(op-len(ins), ins, s)
      else halt('moves-cas-cas2-unspecified, s) endif
else d-bit-subgroup(ins, s) endif
```

The opcode field.

DEFINITION: opcode-field(*ins*) = bits(*ins*, 12, 15)

Execute the current instruction. See Table 3-14 of [4] for this classification.

DEFINITION:

```

execute-ins(ins, s)
  =
let opcode be opcode-field(ins)
in
if opcode < 8
then if opcode < 4
  then if opcode < 2
    then if opcode = 0 then bit-group(ins, s)
      else move-ins(B, ins, s) endif
    elseif opcode = 2 then move-group(L, ins, s)
      else move-group(W, ins, s) endif
  elseif opcode < 6
```

```

then if opcode = 4 then misc-group (ins, s)
    else scc-group (ins, s) endif
elseif opcode = 6 then bcc-group (head (ins, B), ins, s)
    else moveq-ins (ins, s) endif
elseif opcode < 12
then if opcode < 10
    then if opcode = 8 then or-group (op-len (ins), ins, s)
        else sub-group (opmode-field (ins), ins, s) endif
    elseif opcode = 10 then halt (RESERVED-SIGNAL, s)
        else cmp-group (op-len (ins), ins, s) endif
elseif opcode < 14
then if opcode = 12 then and-group (op-len (ins), ins, s)
    else add-group (opmode-field (ins), ins, s) endif
elseif opcode = 14 then s&r-group (ins, s)
else halt ('coprocessor-unspecified, s) endif endlet

```

‘current-ins’ is a function of two arguments, *pc* and *s*. *pc* is the current value of the program counter, and *s* is the current state. ‘current-ins’ returns the current instruction (a word, not including any possible extension words), that is, the word pointed to by *pc*. To determine what instruction we are to execute, this word may only provide partial information. Many instructions require that we examine subsequent words to determine what to do. But to figure out how many words we need, we must start with the first word.

DEFINITION: current-ins (*pc*, *s*) = pc-word-read (*pc*, mc-mem(*s*))

13 Stepi and Stepn

‘stepi’ maps a machine state to the next machine state by executing the current instruction.

DEFINITION:

```
stepi (s)
      =
if evenp (mc-pc (s))
then if pc-word-readp (mc-pc (s), mc-mem(s))
    then execute-ins (current-ins (mc-pc (s), s),
                      update-pc (add (L, mc-pc (s), wsz), s))
    else halt (PC-SIGNAL, s) endif
else halt (PC-ODD-SIGNAL, s) endif
```

‘stepn’ is a function of two arguments: s is the current state of the machine, and n is the number of instructions to execute.

DEFINITION:

```
stepn (s, n)
      =
if mc-haltp (s)  $\vee$  ( $n \simeq 0$ ) then s
else stepn (stepi (s),  $n - 1$ ) endif
```

14 Auxiliary Functions

This section contains some auxiliary functions which are not needed to define ‘stepn’ but are used only in the example of the next section. ‘map-update’ updates the map in the memory. The *map* is a binary tree with a list of keys in the key field. By updating the map we assign new properties to the memory.

DEFINITION:

```
cons-key-lst (key, lst)
      =
if key  $\in$  lst then lst
else cons (key, lst) endif
```

DEFINITION:

```
key-field (map)
      =
if listp (map) then car (map)
else nil endif
```

DEFINITION:

```
make-map (key, map)
      =
make-bt (cons-key-lst (key, key-field (map)), branch0 (map), branch1 (map))
```

DEFINITION:

```

map-update(key, x, n, map)
  =
if n  $\simeq$  0 then make-map(key, map)
elseif b0p(bitn(x, n - 1))
then make-bt(key-field(map),
               map-update(key, x, n - 1, branch0(map)),
               branch1(map))
else make-bt(key-field(map),
               branch0(map),
               map-update(key, x, n - 1, branch1(map))) endif
```

Load the values in the list into the memory starting from location *addr*.

DEFINITION:

```

load-lst-mem(opsz, lst, addr, mem)
  =
if listp(lst)
then load-lst-mem(opsz,
                     cdr(lst),
                     add(32, addr, opsz),
                     write-mem(car(lst), addr, mem, opsz))
else mem endif
```

EVENT: For efficiency, compile those definitions not yet compiled.

EVENT: Make the library "mc20-1".

15 An Example of Simulation

Here is an utterly concrete theorem about ‘stepn.’ Roughly speaking, the theorem states that if ‘stepn’ executes 37 instructions starting in a state that contains machine code instructions for Euclid’s GCD algorithm in ROM and the integers 54 and 42 on the stack, then the correct answer, 6, is the value of data register d0 in the resulting state. This theorem has, of course, an utterly trivial proof: we just run ‘stepn’. We present this trivial theorem here only to illustrate setting up ‘stepn’ to run.

```

THEOREM: gcd-example
((stack-pointer = EFFE4016)
 ^ 
 (rfile = '(0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EFFE4C16
           EFFE4016))
 ^ 
 (pc = 22B616)
 ^ 
 (ccr = 0)
 ^ 
 (gcd-code = '(78 86 0 0 72 231 48 0 36 46 0 8 38 46 0 12 74
               130 103 28 74 131 102 4 32 2 96 22 182 130 108
               8 76 67 40 0 36 0 96 232 76 66 56 0 38 0 96
               224 32 3 76 238 0 12 255 248 78 94 78 117))
 ^ 
 (empty-memory = '((nil (nil (nil (nil (nil ((rom) nil))))))))
 ^ 
 (mem = load-lst-mem(4,
                      '(22B216 54 42),
                      stack-pointer,
                      load-lst-mem(1, gcd-code, pc, empty-memory)))
 ^ 
 (initial-state = mc-state('running, rfile, pc, ccr, mem))
 ^ 
 (final-state = stepn (initial-state, 37)))
 → 
 ((mc-status(final-state) = 'running)
 ^ 
 (mc-rfile (final-state)
   =
   '(6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EFFE4C16 EFFE4416))
 ^ 
 (mc-pc (final-state) = 22B216))

```

Here is a paraphrase of the foregoing theorem. The specific numbers in the theorem are derived from the compilation of a C program for GCD and from the result of loading that program on a Sun-3.

- If

1. $\text{stack-pointer} = \text{EFFF}E40_{16}$,
2. the register file $rfile$ is all 0's excepting for A6 and SP, which are $\text{EFFF}E4C_{16}$ and stack-pointer , respectively,
3. the program counter $pc = 22B6_{16}$ and the condition code register $ccr = 0$,
4. $gcd\text{-code}$ is the long list of integers above beginning with 78 and ending with 117,
5. $empty\text{-memory}$ is a pair representing a 32-bit wide memory which has a 0 byte at every address, which is of type ROM from address 0_{16} to address $7FFFFFF_{16}$, and which is of type RAM at all other addresses,
6. mem is the result of first loading $gcd\text{-code}$ into an empty memory at pc and then further loading the two natural numbers 54 and 42 and the return address of the caller ($22B2_{16}$) at the location pointed to by $stack\text{-pointer}$,
7. $initial\text{-state}$ is an mc-state whose five fields are '**running**', $rfile$, pc , ccr , and mem , respectively, and finally
8. $final\text{-state}$ is the result of running 'stepn' for 37 instructions starting with $initial\text{-state}$,

- then, if we examine $final\text{-state}$, we find:

1. the machine is still '**running**',
2. the register file is '(6 0 0 0 0 0 0 0 0 0 0 0 EFFF)E4C_{16} EFFF)E44_{16})', observing that d0 is equal to 6, the GCD of 54 and 42, and
3. the program counter is set to $22B2_{16}$, the return address to the caller.

This theorem should not be confused with the much more general theorem stating the correctness of the same GCD program on *all* input, a theorem whose mechanical proof is described in [3].

16 Acknowledgements

We would like to thank Bill Bevier, Don Good, Warren Hunt, Matt Kaufmann, J Moore, and Bill Schelter for their many constructive suggestions and discussions. Special thanks to Fay Goytowski for her meticulous reading of the MC68020 specification, which revealed a dozen or so errors. The general style of Nqthm formalization used in this MC68020 specification is the product of over a decade of study by the authors of Nqthm and their students. Especially influential was the FM8502 and Piton work [1]. The development of Nqthm was primarily supported by NSF, ONR, and DARPA.

17 Syntax Summary

Here is a summary of the conventional syntax used in this report in terms of the official syntax of the Nqthm logic described in [2]. ('cond' and 'let' are recent extensions not described in [2].)

1. Variables. x , y , z , etc. are printed in italics.
2. Function application. For any function symbol for which special syntax is not given below, an application of the symbol is printed with the usual notation; e.g., the term (**fn** x y z) is printed as $\text{fn}(x, y, z)$. Note that the function symbol is printed in Roman. In the special case that 'c' is a function symbol of no arguments, i.e., it is a constant, the term (**c**) is printed merely as **C**, in small caps, with no trailing parentheses. Because variables are printed in italics, there is no confusion between the printing of variables and constants.
3. Other constants. **t**, **f**, and **nil** are printed in bold. Quoted constants are printed in the ordinary fashion of the Nqthm logic, e.g., '(**a** **b** **c**) is still printed just that way. #b001 is printed as 001_2 , #o765 is printed as 765_8 , and #xA9 is printed as $A9_{16}$.
4. (**if** x y z) is printed as
if x **then** y **else** $z **endif**.$
5. (**cond** (test_1 value_1) (test_2 value_2) (t value_3)) is printed as
if test_1 **then** value_1 **elseif** test_2 **then** value_2 **else** value_3 **endif**.
6. (**let** ((var_1 val_1) (var_2 val_2)) form) is printed as
let var_1 **be** val_1 , var_2 **be** val_2 **in** form **endlet**.
7. The remaining function symbols that are printed specially are described in the following table.

Nqthm Syntax	Conventional Syntax
(or x y)	$x \vee y$
(and x y)	$x \wedge y$
(times x y)	$x * y$
(plus x y)	$x + y$
(remainder x y)	$x \bmod y$
(quotient x y)	$x \div y$
(difference x y)	$x - y$
(implies x y)	$x \rightarrow y$
(member x y)	$x \in y$
(geq x y)	$x \geq y$
(greaterp x y)	$x > y$
(leq x y)	$x \leq y$
(lessp x y)	$x < y$
(equal x y)	$x = y$
(not (member x y))	$x \notin y$
(not (geq x y))	$x \not\geq y$
(not (greaterp x y))	$x \not> y$
(not (leq x y))	$x \not\leq y$
(not (lessp x y))	$x \not< y$
(not (equal x y))	$x \neq y$
(minus x)	$-x$
(add1 x)	$1 + x$
(nlistp x)	$x \simeq \text{nil}$
(zerop x)	$x \simeq 0$
(numberp x)	$x \in \mathbb{N}$
(sub1 x)	$x - 1$
(not (nlistp x))	$x \neq \text{nil}$
(not (zerop x))	$x \neq 0$
(not (numberp x))	$x \notin \mathbb{N}$

References

- [1] William Bevier, J Strother Moore, Warren Hunt, and William Young. Special issue on system verification. *Journal of Automated Reasoning*, 5(4), 1989.
- [2] Robert S. Boyer and J Strother Moore. *A Computational Logic Handbook*. Academic Press, 1988.
- [3] Robert S. Boyer and Yuan Yu. Automated Correctness Proofs of Machine Code Programs for a Commercial Microprocessor, Technical Report TR-91-33, University of Texas at Austin, to appear in the proceedings of the 11th International Conference on Automated Deduction, Lecture Notes in Computer Science, Springer-Verlag, 1992.
- [4] Motorola, Inc. *MC68020 32-bit Microprocessor User's Manual*. Prentice Hall, New Jersey, 1989.

Index

- *radix*, 111, 112
- a-mapping, 34
- abs, 10, 11
- absolute-long, 29, 31
- absolute-short, 29, 31
- add, 8, 17–20, 24, 26–31, 34, 35, 37, 75, 78, 83–86, 90–93, 97, 98, 102–105, 109, 110
- add-addr-modep1, 35, 36
- add-addr-modep2, 36
- add-c, 34, 35
- add-cvznx, 35
- add-effect, 35, 36
- add-group, 39, 108
- add-ins1, 36, 39
- add-ins2, 36, 39
- add-mapping, 36, 93, 105
- add-n, 35
- add-v, 34, 35
- add-z, 35
- adda-addr-modep, 36, 37
- adda-ins, 37, 39
- adder, 8, 37, 38
- addi-addr-modep, 105
- addi-ins, 105
- addi-subgroup, 105, 107
- addq-addr-modep, 92, 93
- addq-ins, 93, 94
- addr-disp, 26, 31, 98
- addr-index, 29, 31
- addr-index-bd, 27, 28
- addr-index-disp, 26, 29
- addr-index1, 29
- addr-index2, 28–30
- addr-index3, 28, 29
- addr-indirect, 25, 31
- addr-modep, 32, 35, 36, 40, 41, 68, 69, 78, 94, 95
- addr-postinc, 25, 31, 96, 97
- addr-predec, 25, 31, 38, 43
- addir-c, 37, 38
- addir-cvznx, 38
- addir-effect, 38, 39
- addir-ins1, 38, 39
- addir-ins2, 38, 39
- addir-n, 38
- addir-v, 37, 38
- addir-z, 37, 38
- alterable-addr-modep, 36, 40, 44, 49, 54, 68, 71–73, 77, 79, 87, 91, 93, 96, 99, 100, 102–105
- an-direct, 24, 31
- an-direct-modep, 33, 93
- and-addr-modep1, 44, 45
- and-addr-modep2, 44, 45
- and-cvznx, 44
- and-effect, 44, 45
- and-group, 48, 108
- and-ins1, 45, 48
- and-ins2, 45, 48
- and-mapping, 45, 103
- and-n, 44
- and-z, 44
- andi-addr-modep, 103
- andi-ins, 103, 104
- andi-subgroup, 104, 107
- andi-to-ccr-ins, 103, 104
- app, 8, 18, 52–54, 74, 80, 98
- asl, 9, 26, 60, 61
- asl-c, 60, 61
- asl-cvznx, 61
- asl-effect, 61, 62
- asl-n, 61
- asl-v, 60, 61
- asl-x, 61
- asl-z, 60, 61
- asr, 9, 62
- asr-c, 61, 62
- asr-cvznx, 62
- asr-effect, 62, 63

asr-n, 62
 asr-x, 62
 asr-z, 62

 b, 15, 17–20, 24, 26, 30, 31, 33, 48,
 54, 70, 73, 75, 78, 79, 91,
 92, 94, 97–101, 103, 104,
 106–108
 b-and, 5, 7, 34, 35, 37, 39, 42, 89,
 90
 b-eor, 6, 7, 95
 b-equal, 6
 b-nand, 6
 b-nor, 5
 b-not, 5, 8, 34, 35, 37, 39, 42, 89,
 90, 99–101
 b-or, 5, 7, 34, 35, 39, 42, 89, 90
 b0, 4, 5, 35, 37, 38, 40, 42, 44, 46,
 47, 49, 51, 52, 54–62, 64,
 65, 68, 70, 71, 74, 88, 90,
 95, 100
 b0p, 4–6, 8, 13–15, 26, 28–30, 48,
 51, 53, 54, 66, 67, 75, 76,
 78–82, 84–86, 89, 91, 92,
 94, 97, 98, 107, 110
 b1, 4–6, 35, 37, 38, 40, 42, 44, 46,
 47, 49, 51–53, 55–62, 64,
 65, 68, 70, 71, 74, 79, 80,
 88, 90, 95, 101
 b1p, 5, 6, 86, 89
 bcar, 6, 7, 55, 76, 98
 bcc-group, 91, 108
 bcdr, 6, 76
 bchg-addr-modep, 99
 bchg-effect, 99, 100
 bchg-ins, 99, 102
 bclr-addr-modep, 100
 bclr-effect, 100
 bclr-ins, 100, 102
 bcs, 89, 90
 bd-sz, 28
 beq, 89, 90
 bf-subgroup, 67
 bge, 90

 bgt, 90
 bhi, 90
 Big Endian, 18
 binary tree, 13
 bit-group, 107
 bit-ins, 101, 102
 bitn, 7, 8, 13–15, 20, 26, 28, 29, 34,
 35, 37, 42, 48, 53–58, 61,
 64–67, 74, 75, 78, 82, 84–
 86, 94, 95, 97, 99–101, 110
 bitp, 4
 bits, 7, 19, 26–28, 70, 80, 82, 101,
 107
 ble, 89, 90
 bls, 90
 blt, 90
 bmi, 89, 90
 branch-cc, 90–92
 branch0, 12–15, 109, 110
 branch1, 12, 14, 15, 109, 110
 bs-pc, 30
 bs-register, 29
 bset-addr-modep, 100, 101
 bset-ins, 101, 102
 bsr-ins, 90, 91
 bsz, 4, 31, 98, 102–105
 btst-addr-modep, 101
 btst-ins, 101, 102
 bvs, 86, 90
 bxxx-num, 99–101
 bxxx-opd, 99–101
 bxxx-oplen, 99–101
 byte-an-direct-modep, 33, 35, 40, 68,
 93, 94
 byte-read, 17, 18, 98, 99
 byte-readp, 17, 98
 byte-write, 20, 97
 byte-writep, 19, 97

 ccr-c, 20, 21, 90
 ccr-n, 20, 21
 ccr-v, 20, 21, 86
 ccr-x, 20, 21, 38, 43, 44, 46, 47, 49,
 51, 52, 55, 56, 58, 59, 61,

62, 64, 65, 68, 70, 71, 74,
 88, 94, 95
 ccr-z, 20, 21, 38, 43, 90
 clr-addr-modep, 71
 clr-cvznx, 71
 clr-effect, 71
 clr-ins, 71, 72
 clr-subgroup, 72, 89
 cmp-addr-modep, 94
 cmp-cvznx, 94–96, 106
 cmp-group, 97, 108
 cmp-ins, 94, 97
 cmpa-addr-modep, 95
 cmpa-ins, 95, 97
 cmpli-addr-modep, 106
 cmpli-ins, 106, 107
 cmpli-mapping, 106
 cmpli-subgroup, 107
 cmpm-ins, 97
 cmpm-mapping, 96, 97
 cond-field, 19, 92
 cons-key-lst, 109
 control-addr-modep, 32, 69, 74, 77,
 82, 87
 current-ins, 108, 109
 cvznx, 20, 21, 35, 38, 40, 42, 44, 46,
 47, 49, 51, 52, 55, 56, 58,
 59, 61, 62, 64, 65, 68, 70,
 71, 74, 88, 94, 95
 d-bit-subgroup, 102, 107
 d-mapping, 33, 34, 36, 38, 41, 43,
 45, 50, 55, 56, 58, 59, 61,
 62, 64, 65, 70, 74, 75, 94
 d_mode, 19, 68, 69, 93
 d_rn, 19, 36–38, 41–43, 45, 48, 50,
 53, 68–70, 93–96, 98, 102
 data-addr-modep, 32, 44, 46, 49, 68,
 71–73, 78, 79, 87, 91, 96,
 99–106
 dbcc-ins, 94
 dbcc-loop, 92
 dh, 82
 div_l-ins, 81, 82
 div_w-ins, 53
 divs-cvznx, 51, 79, 80
 divs-n, 51
 divs-v, 51, 79, 80
 divs-z, 51
 divs_l, 81
 divs_w-ins, 51, 53
 divsll, 79, 81
 divu-cvznx, 53, 80
 divu-n, 52
 divu-v, 52, 53, 80
 divu-z, 52
 divu_l, 80, 81
 divu_w-ins, 52, 53
 divul_l, 80, 81
 dl, 82
 dn-direct, 24, 31
 dn-direct-modep, 32, 99
 dq, 80, 81
 dr, 80, 81
 effec-addr, 31, 33, 68, 70, 71, 74, 77,
 83, 87
 Endian, 18
 eor-cvznx, 95, 96
 eor-effect, 96
 eor-ins, 96, 97
 eor-mapping, 96, 105
 eor-n, 95
 eor-z, 95
 eor&eorl-addr-modep, 96, 105
 eori-ins, 105, 106
 eori-subgroup, 106, 107
 eori-to-ccr-ins, 105, 106
 evenp, 98, 109
 execute-ins, 107, 109
 exg-arar-ins, 47, 48
 exg-drar-ins, 48
 exg-drdr-ins, 47, 48
 exp, 3, 6–9, 11, 12, 19, 35, 38, 40,
 42, 44, 46, 47, 49, 51, 52,
 58, 59, 61–64, 68, 88
 ext, 8, 26–30, 37, 41, 69, 70, 76, 84,
 85, 91, 92, 94, 95

ext-cvznx, 70
 ext-effect, 70, 75
 ext-ins, 75, 78
 ext-n, 70
 ext-subgroup, 78, 89
 ext-z, 70
 extb-ins, 70

 fix-bit, 5, 7, 20, 64, 65, 86, 89
 fix-int, 9–11

 gcd-example, 111
 get-nth, 15, 16

 halt, 21, 23, 26–31, 33, 34, 36, 37,
 39, 41–43, 45, 48, 50, 51,
 53, 57, 60, 63, 66, 67, 69–
 74, 77–89, 91–98, 100–109
 head, 6–9, 15–18, 20, 26, 30, 45, 50,
 52, 54, 68, 73, 74, 79, 81,
 82, 94, 99, 103, 104, 106,
 108

 i-data, 54
 i-is, 27, 28
 idata-modep, 33, 106
 idifference, 10
 ileq, 10
 illessp, 10
 immediate, 31, 32, 102–106
 index-register, 26
 index-rn, 26
 ineg, 10
 int-rangep, 11, 46, 51, 60
 int-to-nat, 12, 45, 50
 integerp, 9
 iplus, 10
 iquot, 50–52, 79, 80
 iquotient, 11, 50, 51
 ir-scaled, 26, 27, 30
 irem, 50, 52, 79, 80
 iremainder, 11, 50
 itimes, 10, 45, 46
 izerop, 9, 10

 jmp-addr-modep, 87
 jmp-ins, 87, 89
 jmp-mapping, 87
 jsr-addr-modep, 87
 jsr-ins, 87, 89

 key-field, 109, 110

 1, 3, 23–31, 37, 39, 41, 42, 44, 46–48,
 51–53, 69, 74, 76–80, 82–
 87, 90–95, 97–99, 102–105,
 107, 109
 lea-addr-modep, 69, 70
 lea-ins, 70
 lea-subgroup, 70, 89
 len, 16
 link-mapping, 84
 link_l-ins, 84, 89
 link_w-ins, 84, 85
 load-lst-mem, 110, 111
 logand, 7, 44, 104
 logeor, 7, 96, 105
 lognot, 7, 8, 88
 logor, 49, 103
 long-read, 18, 27, 85
 long-readp, 17, 27, 85
 lsl, 9, 57, 58
 lsl-c, 57, 58, 60
 lsl-cvznx, 58
 lsl-effect, 58, 59
 lsl-n, 57, 58
 lsl-x, 58
 lsl-z, 57, 58
 lsr, 9, 59
 lsr-c, 58, 59
 lsr-cvznx, 59
 lsr-effect, 59, 60
 lsr-n, 59
 lsr-x, 59
 lsr-z, 58, 59
 lsz, 4, 17, 18, 28, 29, 74, 84, 85, 87,
 90, 91
 m-mapping, 34

make-bt, 12, 15, 109, 110
 make-map, 109, 110
 map-update, 110
 mapping, 34, 36, 39, 41, 43, 45, 50,
 57, 60, 63, 66, 68, 71–73,
 79, 88, 92, 96, 100, 101
 mc-ccr, 16, 21, 22, 33, 34, 38, 39, 43,
 45–47, 50–53, 55–66, 68, 70–
 72, 74, 75, 78–81, 86, 88,
 91, 92, 94–96, 100, 101, 103–
 106
 mc-haltp, 16, 36, 37, 41, 45, 48–50,
 53, 57, 60, 63, 66, 68–74,
 77–79, 82, 83, 87, 88, 92,
 94–96, 98, 100–106, 109
 mc-instate, 33, 36, 37, 41, 45, 48–
 50, 53, 56, 57, 60, 63, 66,
 68, 69, 71–73, 78, 79, 82,
 88, 92, 94–96, 99–101, 106
 mc-mem, 16, 21–23, 26–31, 33, 34,
 38, 43, 77, 78, 83, 84, 86,
 92, 96–99, 102–105, 108, 109
 mc-pc, 16, 21, 22, 31–34, 78, 84,
 85, 87, 90–92, 98, 102, 103,
 105, 106, 109, 111
 mc-rfile, 16, 21, 22, 33, 34, 77, 83,
 111
 mc-state, 16, 21, 22, 33, 34, 111
 mc-status, 16, 21, 22, 33, 34, 111
 mem-asl-effect, 62, 63
 mem-asl-ins, 63, 66
 mem-asr-effect, 63
 mem-asr-ins, 63, 66
 mem-indirect, 27, 28
 mem-lsl-effect, 59, 60
 mem-lsl-ins, 60, 66
 mem-lsr-effect, 60
 mem-lsr-ins, 60, 66
 mem-postindex, 27, 28
 mem-preindex, 27, 28
 mem-rol-effect, 56, 57
 mem-rol-ins, 56, 67
 mem-ror-effect, 57
 mem-ror-ins, 57, 67
 mem-roxl-effect, 66
 mem-roxl-ins, 66, 67
 mem-roxr-effect, 66
 mem-roxr-ins, 66, 67
 memory, 13
 memory-addr-modep, 32, 36, 40, 44,
 49, 54
 memory-shift-rotate, 66, 67
 misc-group, 89, 108
 mode-signal, 4, 36, 37, 41, 42, 45,
 48, 50, 53, 57, 60, 63, 66,
 69–74, 78, 79, 82, 83, 87,
 88, 92, 93, 95, 96, 100–106
 move-addr-modep, 67, 68
 move-cvznx, 68, 78, 79
 move-effect, 68, 94
 move-from-ccr-addr-modep, 71
 move-from-ccr-ins, 71, 72
 move-group, 69, 107
 move-ins, 68, 69, 107
 move-mapping, 68, 69
 move-n, 68
 move-to-ccr-addr-modep, 73
 move-to-ccr-ins, 73
 move-z, 68
 movea-addr-modep, 69
 movea-ins, 69
 movem-ea-rn-addr-modep, 82, 83
 movem-ea-rn-ins, 83, 84
 movem-ea-rn-subgroup, 83, 89
 movem-len, 76, 77, 82
 movem-pre-rnlst, 76, 77
 movem-predec, 76, 77
 movem-rn-ea-addr-modep, 77
 movem-rn-ea-ins, 77, 78
 movem-rnlst, 76, 77, 83
 movep-addr, 98, 99
 movep-ins, 98, 102
 movep-read, 98
 movep-readp, 98
 movep-to-mem, 97, 99
 movep-to-reg, 98, 99
 movep-write, 97, 98
 movep-writep, 97

moveq-ins, 94, 108
 mul-div_L-ins, 82, 84
 mul&div-addr-modep, 46, 48, 53, 82
 mul_L-ins, 82
 mul_w-ins, 48
 muls, 45, 47, 81, 82
 muls-cvznx, 47, 81
 muls-n, 47
 muls-v, 46, 47
 muls-z, 47
 muls_L_dl, 81, 82
 muls_L_lddh, 81, 82
 muls_w-ins, 47, 48
 mulu, 45, 46, 81
 mulu-cvznx, 46, 81
 mulu-n, 46
 mulu-v, 46
 mulu-z, 46
 mulu_L_dl, 81, 82
 mulu_L_lddh, 81, 82
 mulu_w-ins, 46, 48

 nat-rangep, 11
 nat-to-int, 11, 45, 46, 50, 51, 60, 70,
 81, 92
 nat-to-uint, 11, 52, 81
 neg-addr-modep, 72, 73
 neg-ins, 73
 neg-subgroup, 73, 89
 negp, 9–11
 negx-addr-modep, 72
 negx-ins, 72
 negx-subgroup, 72, 89
 nop-ins, 85, 86
 nop-subgroup, 86, 89
 not-addr-modep, 87, 88
 not-cvznx, 88
 not-effect, 88
 not-ins, 88
 not-n, 88
 not-subgroup, 88, 89
 not-z, 88

 op-len, 19, 39, 44, 67, 72, 73, 79, 88,
 94, 107, 108
 op-sz, 15, 23, 24, 27, 31, 33, 34, 38,
 43, 76, 77, 82, 83, 96, 97
 opcode-field, 107
 operand, 23, 36, 37, 39, 41, 43, 45,
 48, 53, 57, 60, 63, 66, 69,
 72, 73, 78, 79, 82, 88, 95,
 96, 106
 opmode-field, 19, 102, 108
 or-addr-modep1, 49
 or-addr-modep2, 49, 50
 or-cvznx, 49
 or-effect, 49, 50
 or-group, 53, 108
 or-ins1, 49, 53
 or-ins2, 50, 53
 or-mapping, 50, 102
 or-n, 49
 or-z, 49
 ori-addr-modep, 102
 ori-ins, 102, 103
 ori-subgroup, 103, 107
 ori-to-ccr-ins, 103

 pc-byte-read, 18, 31, 102–105
 pc-byte-readp, 17
 pc-disp, 30, 32
 pc-index, 30, 32
 pc-index-disp, 30
 pc-index1, 30
 pc-long-read, 18, 28, 29, 84, 91
 pc-long-readp, 17, 28, 29, 84, 91
 pc-odd-signal, 4, 109
 pc-read, 14, 18
 pc-read-mem, 18, 27, 31
 pc-read-memp, 17, 27, 31
 pc-readp, 14, 17
 pc-signal, 4, 26–31, 78, 84, 85, 91,
 92, 102–105, 109
 pc-word-read, 18, 26, 28–30, 78, 84,
 85, 91, 92, 108
 pc-word-readp, 17, 26, 28–31, 78,
 84, 85, 91, 92, 102–105, 109

pea-addr-modep, 74
 pea-ins, 74
 pea-subgroup, 74, 89
 post-effect, 24, 25
 postinc-modep, 33, 83
 pre-effect, 24, 25, 77
 predec-modep, 33, 77
 protection, 13
 push-sp, 23, 74, 87, 90
 put-nth, 15, 16
 q, 3, 48, 53, 67, 72, 73, 79–82, 88,
 94, 97, 103–107
 qsz, 4
 quot, 52, 53, 80
 RAM, 13
 read, 17
 read-an, 22, 23, 25, 26, 29, 37, 42,
 47, 48, 76, 83–85, 93, 95
 read-dn, 22, 23, 26, 36, 38, 41, 45–
 48, 50–52, 54–56, 58, 59,
 61, 62, 64, 65, 70, 74, 75,
 80–82, 92, 95, 96, 98, 99,
 102
 read-mem, 18, 23, 75
 read-memp, 17, 33, 38, 43, 82, 96,
 97
 read-rn, 15, 22, 75
 read-signal, 4, 27, 33, 39, 43, 83, 85,
 86, 96–98
 read-sp, 23, 84–86
 reading memory, 18
 readm-mem, 75, 83
 readm-rn, 75, 77
 readmp, 82, 83
 readp, 13, 14, 17
 register-asl-ins, 61, 67
 register-asr-ins, 62, 67
 register-lsl-ins, 58, 67
 register-lsr-ins, 59, 67
 register-rol-ins, 55, 67
 register-ror-ins, 56, 67
 register-roxl-ins, 64, 67
 register-roxr-ins, 65, 67
 register-shift-rotate, 67
 rem, 52, 53, 80
 replace, 8, 16, 21
 reserved-signal, 4, 28–30, 48, 70, 82,
 89, 94, 102–106, 108
 rol, 53, 55, 63
 rol-c, 54, 55
 rol-effect, 55, 56
 rol-n, 55
 rol-z, 55
 ROM, 13
 ror, 54, 56, 64
 ror-c, 55, 56
 ror-cvznx, 56
 ror-effect, 56, 57
 ror-z, 56
 roxl, 63, 64
 roxl-c, 64
 roxl-cvznx, 64
 roxl-effect, 64, 66
 roxl-n, 64
 roxl-z, 64
 roxr, 63, 65
 roxr-c, 65
 roxr-cvznx, 65
 roxr-effect, 65, 66
 roxr-z, 65
 rtd-ins, 85, 86
 rtd-mapping, 85, 86
 rtr-ins, 86
 rts-ins, 85, 86
 s-bit-subgroup, 102, 107
 s&r-addr-modep, 54, 56, 57, 60, 63,
 66
 s&r-group, 67, 108
 s-mode, 19, 33, 35, 36, 39–41, 44,
 46, 48, 49, 53, 54, 68–74,
 77–79, 82, 83, 87, 91, 93–
 97, 99, 100, 103–106
 s_rn, 19, 33, 35, 36, 38, 40, 41, 43,
 44, 46–49, 54–56, 58, 59,
 61, 62, 64, 65, 68–73, 75,

77–79, 82, 83, 85, 87, 89,
 91–106
 scc-addr-modep, 91, 92
 scc-effect, 91, 92
 scc-group, 93, 108
 scc-ins, 92, 94
 set-c, 21
 set-cvznx, 22, 33, 34
 set-n, 21
 set-v, 21, 52, 53, 79, 80
 set-x, 21
 set-z, 21, 99–101
 setn, 7, 79, 99–101
 sp, 22, 23
 sr-cnt, 54–56, 58, 59, 61, 62, 64, 65
 stepi, 109
 stepn, 109, 111
 sub, 8, 23, 24, 39, 40, 42, 77, 84, 92,
 93
 sub-addr-modep1, 40, 41
 sub-addr-modep2, 40, 41
 sub-c, 39, 40, 94
 sub-cvznx, 40
 sub-effect, 40, 41, 73
 sub-group, 43, 108
 sub-ins1, 40, 44
 sub-ins2, 41, 44
 sub-mapping, 41, 93, 104
 sub-n, 40, 94
 sub-v, 39, 40, 94
 sub-z, 39, 40, 94
 suba-addr-modep, 41
 suba-ins, 41, 44
 subi-addr-modep, 104
 subi-ins, 104, 107
 subi-subgroup, 104
 subq-addr-modep, 93
 subq-ins, 93, 94
 subtracter, 8, 42, 43
 subx-c, 42
 subx-cvznx, 42, 43
 subx-effect, 43, 72
 subx-ins1, 43, 44
 subx-ins2, 43, 44
 subx-n, 42
 subx-v, 42
 subx-z, 42
 swap-cvznx, 74
 swap-ins, 74
 swap-n, 74
 swap-z, 74
 tail, 6–9, 20, 54, 74, 81, 82, 97
 tas-addr-modep, 78, 79
 tas-effect, 79
 tas-ins, 79
 trapv-ins, 86
 tst-addr-modep, 78
 tst-ins, 78, 79
 tst-subgroup, 79, 89
 uint-rangep, 11
 uint-to-nat, 11
 unavailable, 13
 unlk-ins, 85
 unlk-subgroup, 85, 89
 update-ccr, 22, 46, 47, 52, 53, 73,
 78–82, 86, 95, 96, 101, 103–
 106
 update-mem, 22, 23, 77, 78, 84, 98
 update-pc, 22, 26–31, 78, 84, 85, 87,
 90–92, 102–105, 109
 update-rfile, 22, 83
 value-field, 12–15
 w, 3, 26, 28–31, 39, 44, 46–48, 51–
 53, 56, 57, 59, 60, 62, 66,
 71, 73–75, 78, 84, 85, 91,
 92, 97, 99, 103, 104, 106,
 107
 word-read, 18, 86
 word-readp, 17, 86
 write, 15, 20
 write-an, 22, 23, 25, 37, 42, 48, 69,
 70, 77, 83–85, 93
 write-dn, 22, 46–48, 52, 53, 79–82,
 92, 98

write-mem, 20, 23, 34, 75, 84, 110
write-memp, 19, 23, 34, 76, 84
write-rn, 22, 33, 34, 76
write-signal, 23, 34, 77, 78, 84, 98
write-sp, 23, 84, 85
writem-mem, 75, 77, 78
writem-rn, 75, 76, 83
writemp, 76, 77
writep, 14, 19
wsz, 4, 17, 18, 24, 26, 28–31, 78,
84, 86, 91, 92, 98, 102–105,
109