On Optimal Board-Level Routing for FPGA-Based Logic Emulation

Wai-Kei Mak D. F. Wong

TR94-30 December 1994

On Optimal Board-Level Routing for FPGA-based Logic Emulation

Wai-Kei Mak and D. F. Wong Department of Computer Sciences University of Texas at Austin Austin, TX 78712

December 12, 1994

Abstract

In this paper, we consider a board-level routing problem which is applicable to FPGA-based logic emulation systems such as the Realizer system [5] and the Enterprise Emulation System [3] manufactured by Quickturn Systems. For the case where all nets are two-terminal nets, we present an $O(n^2)$ -time optimal algorithm where n is the number of nets. Our algorithm guarantees 100% routing completion if the number of inter-chip signal pins on each FPGA chip in the logic emulation system is less than or equal to the number of I/O pins on the chip. Our algorithm is based on iteratively finding Euler circuits in graphs. We also prove that the routing problem with multi-terminal nets is NP-complete.

1 Introduction

Introduced in the mid-1980's, FPGAs [1,2] combine the programmability of programmable logic devices and the scalable interconnection structure of traditional gate arrays. This combination results in programmable devices with much higher logic density. Compared with traditional ASIC technologies, FPGAs have the advantages of rapid customization, negligible non-recurring engineering cost, and reprogrammability. Such advantages have led to increasing interest in the FPGA technology for a wide variety of applications, such as logic emulation and system prototyping.

Logic simulation is indispensable for the verification of digital system designs. However, due to the high computational complexity of the problem, logic simulation by software oftentimes cannot completely verify the behavior of large digital systems. Recently several logic emulation systems using multiple-FPGAs have been developed [3-7]. These systems are capable of emulating complex digital system designs several orders of magnitude faster than software simulators. As a result, FPGA-based logic emulators can verify large designs that otherwise are not possible by software simulators.

A logic emulator consists of a set of FPGAs (for implementing the logics) and a set of FPICs (for interconnections between the FPGAs). For logic emulation, we first partition the design into parts each of which can fit inside a single FPGA on the logic emulator. Typical CAD tools (e.g. technology mapper, placer, router etc) developed for FPGAs can then be used to complete the internal design of each individual FPGA. Finally, we need to perform board-level routing to connect signals between the FPGA chips. The problem of partitioning a large design into multiple FPGAs is currently an active research area [8,9]. The design of CAD tools for FPGAs is comparatively a more mature subject [1]. On the other hand, very few results have been reported for the board-level routing problem.




Figure 1: Interconnect architecture.

In this paper, we address the board-level routing problem using a routing model which is applicable to logic emulation systems such as the Realizer system [5] and the Enterprise Emulation System [3] manufactured by Quickturn Systems. In particular, we consider the case where each FPIC is a small full crossbar and these crossbars only connect to the FPGAs but not to each other. The I/O pins of each FPGA are evenly divided into proper subsets, using the same division on each one. The pins of each crossbar chip are connected to the same subset of pins from each FPGA chip. Thus crossbar chip x is connected to subset x of each FPGA's pins. As many crossbar chips are used as subsets, and each crossbar chip has as many pins as the number of pins in the subset times the number of FPGA chips. (See Figure 1 for an illustration of the architecture.) All existing routing algorithms [4,5] are based on the greedy heuristic and they do not guarantee 100% routing completion even when such a solution exists.

We present a surprisingly simple result for the case where all nets are two-terminal nets and each I/O pin subset size is even. (Note that the architectural requirement of even I/O pin subset size is a condition that can be easily met. We also note that most of the nets in a circuit design are two-terminal nets.) We show that as long as the number of net

pins inside each FPGA chip is less than or equal to the number of I/O pins on the chip, the routing problem is always routable. (In other words, satisfying the I/O pin capacity constraint of the FPGA chips is a necessary and sufficient condition for the routing problem being routable.) Moreover, we also present an efficient polynomial time algorithm, based on iteratively finding Euler circuits in graphs, to achieve 100% routing completion when the above conditions are satisfied. Finally, we also prove that the routing problem with multi-terminal nets is NP-complete.

The rest of this paper is organized as follows. Section 2 gives a more precise description of the routing problem. Section 3 presents an optimal algorithm for the case where all nets are two-terminal nets. Finally, in Section 4, we prove some NP-completeness results for the routing problem with multi-terminal nets.

2 The Board-Level Routing Problem

We will refer to the FPGAs on the logic emulator simply as *chips*. We assume that all the chips are identical. Also, we will refer to each I/O pin subset on each FPGA simply as a *pin subset*. Let m be the number of I/O pins in each pin subset. Let K be the total number of pin subsets in each chip. It follows that the total number of I/O pins on each chip is mK. Let $\{n_1, n_2, ..., n_l\}$ be the set of signal nets interconnecting the chips. Let $\{T_1, T_2, ..., T_K\}$ be the set of pin subset types.




Figure 2: A routing solution. All pins belonging to nets n_1 , n_3 , n_5 are assigned to type A I/O pins, and all pins belonging to nets n_2 , n_4 , n_6 are assigned to type B I/O pins.

The board-level routing problem, which will be referred to as BLRP, is the problem of assigning the net pins in each chip to the I/O pins on the chip such that all pins belonging to the same net have to be assigned to I/O pins of the same type. Also, at most one net pin can be assigned to each I/O pin. Figure 2 shows a routing solution to a problem with six nets and three chips where m=2 and K=2. Equivalently, BLRP can be viewed as a problem of assigning the nets to the set of pin subset types satisfying the condition that in any chip no more than m nets are assigned to the same pin subset type. BLRP can be

formally described as follows: Determine a function $F : \{n_1, n_2, ..., n_l\} \to \{T_1, T_2, ..., T_K\}$ such that in each chip there are no more than m nets that get mapped to T_i for all i. Clearly, $F(n_j) = T_k$ means that we assign all pins in net n_j to I/O pins of type T_k . A routing problem is feasible if such function F exists.

All existing algorithms [4,5] for BLRP are based on greedy heuristic. We now give an example to show that greedy heuristic may not find a routing solution even if one exists. Consider the following heuristic: the nets are arranged and then processed according to some order; when a net is processed, it is assigned to the first type of pins that is still available at all the chips sharing the net.

For the instance of BLRP in Figure 2 we may process the nets in the order n_1 , n_2 , n_3 , n_4 , n_5 , n_6 . First, n_1 and n_2 are assigned to pin subset type A. Then n_3 cannot be assigned to pin subset type A because no type A pin is available in chip 1 and it is assigned to pin subset type B. Similarly n_4 is assigned to pin subset type B. But when n_5 is processed, it cannot be assigned to pin subset type A because all type A pins in chip 3 are used, and it cannot be assigned to pin subset type B because all type B pins in chip 2 are used. Similarly, n_6 cannot assigned to any pin subset type. So the heuristic only routed two-third of the nets. On the other hand, Figure 2 already shows a feasible solution which routed all nets by assigning net n_i to pin subset type A if i is odd, and to pin subset type B if i is even.

3 Algorithm

In this section, we assume that all nets are two-terminal nets. We also assume m, the pin subset size, is even. For a routing problem to be feasible, clearly a necessary condition is that the number of net pins inside each chip is less than or equal to the number of I/O pins on the chip. (In this case, we say that the routing problem satisfies the I/O pin capacity constraint.) Surprisingly, we can prove that the above condition is also sufficient, i.e., any problem satisfying the I/O pin capacity constraint is always feasible. Moreover, we designed an efficient polynomial-time algorithm to successfully route all nets if the problem satisfies the I/O pin capacity constraint.

Given an assignment of nets to the pin subset types. We define the degree of imbalance $\Phi(v)$ at a chip v to be the minimum number of nets that need to be re-assigned so that no more than m nets in v are assigned to the same pin subset type, i.e., $\Phi(v) = \sum_{T_i(v)>m} (T_i(v)-m)$, where $T_i(v)$ denotes the number of nets in chip v that are assigned to pin subset type T_i . When the degree of imbalance at every chip is 0, we have a feasible solution. Our strategy is to reduce the degree of imbalance at each chip iteratively until it becomes 0

without increasing the degree of imbalance at other chips.

Suppose we have an assignment of nets to pin subsets for which some chip v_0 has a pin subset T_i assigned more than m nets, i.e., $T_i(v_0) > m$. Then chip v_0 must also have a pin subset T_j assigned less than m pins, i.e., $T_j(v_0) < m$. We show how to balance the number of nets assigned to pin subset types T_i and T_j to reduce the degree of imbalance at chip v_0 .

Consider those nets assigned to pin subset types T_i and T_j . We form a graph G_{ij} as follows. We represent each chip as a distinct vertex. And for each net assigned to pin subset types T_i or T_j , we represent it by a distinct edge that connect the two vertices corresponding to the chips sharing the nets. So G_{ij} is a multigraph and the number of edges between any two vertices is equal to the number of nets shared by the two corresponding chips that are assigned to pin subset types T_i or T_j . Let H_{ij} be the connected component of G_{ij} that contains vertex v_0 (the vertex corresponding to chip v_0). The idea is to traverse all the edges of H_{ij} once and label the edges alternately with i and j. If an edge is labeled i (j), we re-assign the corresponding nets to pin subset type T_i (T_j). The details are given in the following two lemmas. When we say "a chip in H_{ij} ", we mean a chip that has a corresponding vertex in H_{ij} . Similarly, when we say "a net in H_{ij} ", we mean a net that has a corresponding edge in H_{ij} .

Lemma 1 We can label the edges of $H_{ij} = (V, E)$ with i and j such that

- (i) |i(v) j(v)| = 0 for all $v \in V$, if |E| is even and all vertices have even degree;
- (ii) $|i(v) j(v)| \le 1$ for all $v \in V$, if some vertex has odd degree;
- (iii) for an arbitrary vertex $u \in V$, |i(u) i(u)| = 2, and |i(v) j(v)| = 0 for all $v \in V \{u\}$, if |E| is odd and all vertices have even degree

where i(v) and j(v) denote the number of edges on vertex v labeled i and the number of edges on vertex v labeled j, respectively.

Proof: First we prove (i) and (iii). If all vertices have even degree, then H_{ij} has an Euler circuit. We can traverse an Euler circuit starting and ending at an arbitrary vertex u and label the edges alternately with i and j along the way. It is clear that |i(v) - j(v)| = 0 for all $v \in V - \{u\}$. And if |E| is even, the first and the last traversed edges will get different labels, so |i(u) - j(u)| = 0. This proves (i). On the other hand, if |E| is odd, the first and the last traversed edges will get the same label, so |i(u) - j(u)| = 2. This proves (iii).

Now we prove (ii). If some vertex in H_{ij} has odd degree, the number of odd-degree vertices must be even (since $\sum_{v \in V} degree(v) = 2|E|$). So we can add a new vertex w and

join every odd-degree vertex in H_{ij} to w by an edge to get a graph $H'_{ij} = (V', E')$ whose vertices are all of even degree. We consider two cases.

Case 1: |E| is even. Then |E'| is also even. So case(i) applies to H'_{ij} and we can label the edges of H'_{ij} so that |i(v) - j(v)| = 0 for all $v \in V'$. Removing all the edges on w, we obtain an edge-labeling for H_{ij} such that |i(v) - j(v)| = 0 for all even-degree vertex v in H_{ij} , and |i(v) - j(v)| = 1 for all odd-degree vertex v in H_{ij} .

Case 2: |E| is odd. Then |E'| is also odd. So case(iii) applies to H'_{ij} and we can label the edges of H'_{ij} so that |i(w) - j(w)| = 2 (pick w as the arbitrary vertex) and |i(v) - j(v)| = 0 for all $v \in V' - \{w\}$. Removing all the edges on w, we obtain an edge-labeling for H_{ij} such that |i(v) - j(v)| = 0 for all even-degree vertex v in H_{ij} , and |i(v) - j(v)| = 1 for all odd-degree vertex v in H_{ij} .

In both cases, $|i(v) - j(v)| \le 1$ for all vertex $v \in V$.

Lemma 2 We can balance the number of nets assigned to pin subset types T_i and T_j in any chip v in $H_{ij} = (V, E)$, so that

- (i) $T_i(v) \leq m$ and $T_i(v) \leq m$ when $T_i(v) + T_i(v) \leq 2m$;
- (ii) $T_i(v) \ge m$ and $T_j(v) \ge m$ when $T_i(v) + T_j(v) \ge 2m$ if m is even.

Proof: If |E| is even or there exists some odd-degree vertex in H_{ij} , then we can label all the edges of H_{ij} with i and j such that $|i(v) - j(v)| \le 1$ by Lemma 1(i)(ii). Assigning all the nets in H_{ij} that have a corresponding edge labeled i (j) to pin subset type T_i (T_j), the result follows.

Now, consider the case |E| is odd and all vertices in H_{ij} have even degree. Then there exists a vertex w such that $degree(w) \leq 2m-2$ or $degree(w) \geq 2m+2$. Otherwise, all vertices must be of degree 2m (since all vertices have even degree); this implies $2|E| = \sum_{v \in V} degree(v) = 2m|V|$, i.e., |E| = m|V|, which is impossible as m is even but |E| is odd. So if we pick w with $degree(w) \leq 2m-2$ or $degree(w) \geq 2m+2$ as the arbitrary vertex in Lemma 1(iii), and assign all the nets in H_{ij} that have a corresponding edge labeled i (j) to pin subset type T_i (T_j), the result follows.

Theorem 1 For any BLRP, there exists a feasible solution using $\lceil \Delta/m \rceil$ pin subset types if m is even, where Δ denotes the maximum number of nets in a chip.

Proof: Assum m is even. We show how to change an arbitrary assignment of nets to pin subsets that uses $\lceil \Delta/m \rceil$ pin subset types, so that each chip satisfies the condition that no more than m nets in it are assigned to the same pin subset.

Suppose we have an assignment of nets to pin subsets that uses $\lceil \Delta/m \rceil$ pin subset types for which some chip v_0 does not satisfy the condition, i.e., $T_i(v_0) > m$ for some pin subset T_i . Then we have $T_j(v_0) < m$ for some other pin subset T_j among the $\lceil \Delta/m \rceil$ types used. Otherwise, each of the $\lceil \Delta/m \rceil$ pin subset types in chip v_0 has at least m nets assigned to it, and in particular more than m nets are assigned to T_i ; this implies the number of nets in chip v_0 is greater than $m\lceil \Delta/m \rceil \ge \Delta$, which is impossible.

Consider those nets assigned to pin subset types T_i and T_j . We form a graph G_{ij} as follows. We represent each chip as a distinct vertex. And for each net assigned to pin subset types T_i or T_j , we represent it by a distinct edge that connect the two vertices corresponding to the chips that share the net. Let H_{ij} be the connected component of G_{ij} that contains vertex v_0 (the vertex corresponding to chip v_0). By Lemma 2, we can re-assign the nets in H_{ij} so that for any chip in H_{ij} the number of nets assigned to pin subset type T_i and the number of nets assigned to pin subset type T_j are both no more than m or both no less than m.

We can repeat this balancing process until no more than m nets in chip v_0 are assigned to the same pin subset type. (This happens in at most $\Delta - m$ iterations. Since $\Phi = \sum_{T_i(v_0)>m} (T_i(v_0) - m)$ decreases each time and this happens when Φ is zero).

Now, if all chips satisfy the condition, we are done. Else we can repeat the same argument for some chip not satisfying the condition. And notice that nets in chip v_0 may then be re-assigned but v_0 will continue to satisfy the condition by Lemma 2(i). So repeating in this way, we will obtain an assignment which uses $\lceil \Delta/m \rceil$ pin subset types and in every chip there are no more than m nets assigned to the same pin subset type.

Corollary 1 Any BLRP with even subset size m is feasible.

Proof: The I/O pin capacity constraint means that the maximum number of nets in a chip (Δ) cannot exceed the number of I/O pins in a chip (mK), i.e., $\Delta \leq mK$. Hence $\lceil \Delta/m \rceil$ is no greater than K, the number of pin subset types. So the result follows from Theorem 1. \square

Now, we present the algorithm for solving the two-terminal net BLRP when the pin subset size m is even.

Algorithm 1

Assign all the nets to pin subset type T₁.
 So for any chip v, T₁(v) := number of nets in v; and T_i(v) := 0 for i = 2, 3, ..., [Δ/m] where Δ is the maximum number of nets in a chip.

2. Balance the number of nets assigned to each pin subset type in each chip. For each chip v do

while there exists pin subset types T_i and T_j s.t. $T_i(v) > m$ and $T_j(v) < m$ do Represent each chip as a vertex, and represent each net assigned to pin subset types T_i or T_j as a distinct edge joining the vertices corresponding to the chips that share the net to obtain a multigraph;

Let H_{ij} be the connected component containing v;

if H_{ij} has some odd-degree vertex then add a new vertex w to H_{ij} and

join every odd-degree vertex in H_{ij} to w by an edge;

else if H_{ij} has an odd number of edges then

u := a vertex in H_{ij} whose degree is not 2m

else u := v;

Find an Euler circuit in H_{ij} ;

Traverse the Euler circuit starting at vertex u and label the edges alternately with i and j along the way;

Re-assign each net that has a corresponding edge in H_{ij}

to pin subset type T_i if the edge is labeled i, and to T_j otherwise;

Discard w (if it has been added) and all edges on it.




Figure 3: An instance of BLRP.

Figure 3 shows an instance of the BLRP. We show how our algorithm works on it in Figure 4. In this example, m, the pin subset size is 2; and Δ , the maximum number of nets in a chip is 6. So $\lceil \Delta/m \rceil = 3$.

First, we assign all nets to pin subset type A as shown in Figure 4(a). Then we process the chips in the order v_1 , v_2 , v_3 , v_4 , v_5 , v_6 , v_7 . Since $A(v_1) > 2 > B(v_1)$, we form and label graph H_{AB}^1 as shown in Figure 4(b). Then we re-assign the corresponding nets as in shown




Figure 4: (a) An initial assignment of nets to pin subsets. (b) Graph H_{AB}^1 with Euler circuit $n_1n_5n_6n_7n_8n_2n_3n_9n_{11}n_{12}n_{10}n_4$. (c) Re-assigning some nets according to the labels in graph H_{AB}^1 . (d) Graph H_{AC}^6 with an Euler circuit $e_1n_3n_1n_6n_8e_2e_3n_{10}n_{11}e_4$. (e) Re-assigning some nets according to the labels in graph H_{AC}^6 . (f) Graph H_{BC}^6 with an Euler circuit $e_1'n_5n_6n_7n_{12}e_2'e_3'n_2n_3n_9n_{10}n_4e_4'$. (g) A feasible solution otained after re-assigning some nets according to the labels in graph H_{BC}^6 .

in Figure 4(c). After that, chips v_1, v_2, v_3, v_4 , and v_5 all satisfy the condition that no more than two nets in it are assigned to the same pin subset type. But $A(v_6) > 2 > C(v_6)$, so we form and label graph H_{AC}^6 as shown in Figure 4(d). And then we re-assign the corresponding nets as shown in Figure 4(e). Since $B(v_6) > 2 > C(v_6)$, chip v_6 requires further processing, so we form and label graph H_{BC}^6 as shown in Figure 4(f). Then we re-assign the corresponding nets as shown in Figure 4(g). Now, chip v_6 also satisfies the condition that no more than two nets in it are assigned to the same pin subset type (note that this property is preserved at chips v_1, v_2, v_3, v_4 , and v_5). Since chip v_7 already satisfies the condition, we are done.

Theorem 2 Algorithm 1 finds a feasible solution for any two-terminal net BLRP with even subset size m in $O(n^2)$ -time where n is the total number of nets.

Proof: In each iteration, we can construct graph H_{ij} and find an Euler circuit in it in O(n)-time. And at most 2n iterations are required because the sum of the degrees of imbalance at all chips is no more than 2n at the beginning. Hence the result.

Now, we consider the BLRP with odd pin subset size m. Note that we used only $\lceil \Delta/m \rceil (\leq K)$ types of pins in our algorithm. So some types of pins may not be used at all. If m is odd, we may limit ourselves to use at most m-1 pins of each pin subset type in every chip and use our algorithm to find a routing that uses $\lceil \Delta/(m-1) \rceil$ types of pins. So when m is odd, we can still apply our algorithm in this way to find an optimal solution if $\lceil \Delta/(m-1) \rceil \leq K$.

Theorem 3 For any two-terminal net BLRP with odd subset size m such that $\lceil \Delta/(m-1) \rceil \leq K$, we can modify Algorithm 1 to find a feasible solution.

Proof: We only have to replace m by m-1 through the entire algorithm. Since m-1 is even, all arguments apply as before.




Figure 5: An instance of BLRP with odd subset size m (=1) which has no feasible solution.

We do not apply our algorithm directly when m is odd because in step 2, if H_{ij} has an odd number of edges, it is possible that all vertices in H_{ij} have degree 2m when m is

odd. Moreover, some instances of the BLRP with odd pin subset size m actually do not have a feasible solution. For example, it is obvious that the simple instance in Figure 5 with m equals to 1 has no feasible solution.

4 NP-completeness

In this section, we prove that the board-level routing problem with multi-terminal nets is NP-complete [11,12]. We prove the result in two steps. First, we use polynomial-time reduction from the Graph K-Colorability problem [11], a known NP-complete problem described below, to prove that the BLRP with pin subset size of 1 is NP-complete. Then, we show that the BLRP with pin subset size of 1 is polynomial-time reducible to the BLRP with pin subset size of m for any $m \ge 1$, the BLRP with pin subset size of m is NP-complete.

The Graph K-Colorability problem is as follows. Given a graph G = (V, E) and a positive integer $K \leq |V|$, determine whether there is an assignment of colors to the vertices such that each vertex is assigned one color, and no two adjacent vertices have the same color, and the total number of color used is no more than K. Such an assignment is called a K-coloring of G.

Theorem 4 The BLRP with pin subset size of 1 is NP-complete.

Proof: We first show that the BLRP with pin subset size of 1 belongs to NP. Given an instance of the problem, our certificate is the assignment of nets to pin subsets. It is easy to construct a polynomial-time verification algorithm which checks that every net is assigned to a pin subset and no two nets in the same chip are assigned to the same subset.

We now show that Graph K-colorability is polynomial-time reducible to the BLRP with pin subset size of 1. Given an instance G = (V, E) of the Graph K-colorability problem, we construct an instance of the BLRP with pin subset size of 1 such that G has a K-coloring if and only if there is an assignment of nets to pin subsets such that no two nets in the same chip is assigned to the same subset.

The routing problem is constructed as follows. For each edge (u, v) in G, we form a K-pin chip that contains only two nets, n_u and n_v . There are K size-1 pin subsets per chip. We call the pin subsets S_1, S_2, \ldots, S_k .

To complete the proof, we show that the graph G has a K-coloring if and only if the corresponding routing problem has a feasible solution. Suppose that G has a K-coloring with colors $\alpha_1, \alpha_2, \ldots, \alpha_K$. We define an assignment in the corresponding routing problem by assigning net n_u to pin subset S_i if vertex u is colored with color α_i for every vertex u. This is a feasible assignment because for any two nets n_u and n_v in the same chip, there is

a corresponding edge (u, v) in G. So vertices u and v must be colored with different colors, hence n_u and n_v are assigned to different subsets.

Conversely, if the constructed routing problem has a feasible solution, we can color G by coloring vertex u with color α_i if net n_u is assigned to pin subset S_i for every vertex u. This constitutes a K-coloring of G because for any two vertices u and v which have an edge between them, there is a corresponding chip that contains nets n_u and n_v . So n_u and n_v must be assigned to different pin subsets since each subset holds only one net, hence u and v are colored with different colors. Also, we used only K colors, $\alpha_1, \alpha_2, \ldots, \alpha_K$. \square

Theorem 5 The BLRP with pin subset size of m is NP-complete for any $m \ge 1$.

Proof: We use R(i) to denote the BLRP with pin subset size of i.

Suppose we have a fixed $m \ge 1$.

First we show that R(m) belongs to NP. Given an instance of the problem our certificate is the assignment of nets to pin subsets. It is easy to construct a polynomial-time verification algorithm which checks that every net is assigned to a pin subset and no m+1 nets in the same chip are assigned to the same subset.

We now show that R(1), which is NP-complete by the previous theorem, is polynomialtime reducible to R(m). Given an instance I(1) of R(1), we construct and instance I(m) of R(m) such that I(1) has a feasible solution if and only if I(m) has a feasible solution.

Suppose that every chip in I(1) has K pin subsets, S_1 to S_K . All chips we form in I(m) also have K pin subsets, T_1 to T_K , and of course each has a size of m. We form two sets of chips as follows.

For each chip X in I(1), we form a chip Y in I(m) so that if net n_i belongs to chip X, then nets $n_{i1}, n_{i2}, \ldots, n_{im}$ belong to chip Y. So the number of nets in chip Y is m times that in chip X. See Figure 6(a)(b).

And for each net n_i that appears in I(1), we form m chips, $Z_{i1}, Z_{i2}, \ldots, Z_{im}$. Chip Z_{ij} $(j = 1, \ldots, m)$ contains nets $z_{i1}, z_{i2}, \ldots, z_{i(mK-1)}$, and n_{ij} . Hence chips $Z_{i1}, Z_{i2}, \ldots, Z_{im}$ all contain the maximum possible number of nets. Thus we are forcing $n_{i1}, n_{i2}, \ldots, n_{im}$ to be assigned to the same pin subset in any feasible solution. See Figure 6(a)(c).

To complete the proof, we show that I(1) has a feasible solution if and only if I(m) has a feasible solution.

Suppose that I(1) has a feasible solution. We can obtain a feasible solution for I(m) as follows. We assign $n_{i1}, n_{i2}, \ldots, n_{im}$ to pin subset T_p if n_i is assigned to pin subset S_p in I(1). Then no m+1 nets are assigned to the same pin subset for any Y-chip. Since $n_{i1}, n_{i2}, \ldots, n_{im}$ are all assigned to the same pin subset T_p , we can assign any m-1 nets from $\{z_{i1}, z_{i2}, \ldots, z_{i(mK-1)}\}$ to T_p and assign the remaining m(K-1) nets evenly among the other




Figure 6: Reducing a routing problem with subset size 1 to a routing problem with subset size 2.

(a) A problem with subset size 1. (b) ,(c) Construction of two kinds of chips of the corresponding problem with subset size 2.

K-1 pin subsets (note that there are more than one way to do this) so that no m+1 nets are assigned to the same subset for chips $Z_{i1}, Z_{i2}, \ldots, Z_{im}$.

Conversely, suppose that I(m) has a feasible solution. By the construction of chips $Z_{i1}, Z_{i2}, \ldots, Z_{im}$, we must have nets $n_{i1}, n_{i2}, \ldots, n_{im}$ all assigned to the same pin subset. We can obtain a feasible solution for I(1) by assigning n_i to pin subset S_p if $n_{i1}, n_{i2}, \ldots, n_{im}$ are assigned to pin subset T_p in I(m). Then no two nets in the same chip of I(1) are assigned to the same pin subset, otherwise there must exist nets n_i and n_j in the same chip both assigned to some pin subset S_p ; this implies some Y-chip in I(m) contains $n_{i1}, n_{i2}, \ldots, n_{im}$, and $n_{j1}, n_{j2}, \ldots, n_{jm}$, and they are all assigned to pin subset T_p , which is impossible.

References

- [1] Brown, S.D., R.J. Francis, J. Rose, and Z.G. Vranesic, Field-Programmable Gate Arrays, Kluwer Academic Publishers, 1992.
- [2] Trimberger, S. (edited), Field-Programmable Gate Array Technology, Kluwer Academic Publishers, 1994.

- [3] Maliniak, L., "Multiplexing Enhances Hardware Emulation," *Electronic Design*, Nov. 1992, 76-78,
- [4] Slimane-Kadi, M., D. Brasen, and G. Saucier, "A Fast-FPGA Prototyping System that Uses Inexpensive High-Performance FPIC," ACM/SIGDA International Workshop on Field-Programmable Gate Arrays, Feb 1994.
- [5] Varghese, J., M. Butts, and J. Baatcheller, "An Efficient Logic Emulation System", *IEEE Transactions on VLSI*, Vol. 1, No. 2, June 1993, 171-174.
- [6] Walters, S., "Computer-Aided Prototyping for ASIC-based Systems," IEEE Design and Test, June 1991, 4-10.
- [7] Yamada, K., H. Nakada, A. Tsutsui, and N. Ohta, "High-Speed Emulation of Communication Circuits on a Multiple-FPGA System," ACM/SIGDA International Workshop on Field-Programmable Gate Arrays, Feb 1994.
- [8] Chou, N.C., L.T. Liu, C. K. Cheng, W.J. Dai, and R. Lindelof, "Circuit Partitioning for Huge Logic Emulation Systems," 31st ACM/IEEE Design Automation Conference, 1994.
- [9] Yang, H.H. and D. F. Wong, "Area/Pin-Constrained Circuit Clustering for Delay Minimization," FPIC," ACM/SIGDA International Workshop on Field-Programmable Gate Arrays, Feb 1994.
- [10] Berge, C., The Theory of Graphs and Its Applications, John Wiley and Sons, 1962.
- [11] Garey, M.R. and D.S. Johnson, Computers and Intractability, A Guide to the Theory of NP-completeness, W.H. Freeman, 1979.
- [12] Cormen, T.H., C.E. Leiserson, R.L. Rivest, *Introduction to Algorithms*, McGrawHill, 1990.