



- All paths are relative to *netfpgaw.x-y.z/lib/verilog/*
- All modules in this design are interchangeable with other modules in the same category.
- For example, to turn this design into a switch, we use the module under *output\_port\_lookup/learning\_cam\_switch*. To turn this design into a router, we use the module under *output\_port\_lookup/cam\_router*.
- The input arbiter is under *input\_arbiter/rr\_input\_arbiter*. The output queues is under *output\_queues/sram\_rr\_output\_queues*. The design and sources are structured this way to allow easy reuse between designs and to allow generating designs that differ slightly easily.
- The list of library modules used by this design are in *projects/project\_name/include/lib\_modules.txt*. This file is parsed for simulation and synthesis to select the sources used in compilation.
- The numbers on the arrows going into and out of the user\_data\_path are the port numbers used to connect the user\_data\_path to io\_queues (*io\_queues/ethernet\_mac* and *io\_queues/cpu\_dma\_queue*)

nf2\_top.v  
(nf2/reference\_top)

nf2\_core.v  
(nf2/reference\_top)





