

# Systems I

## Machine-Level Programming II: Introduction

### Topics

- Addresses and Pointers
- Memory address modes
- Arithmetic operations
- RISC vs. CISC

# Addresses and Pointers in C

## C programming model is close to machine language

- Machine language manipulates memory addresses
  - Address computation
  - Store addresses in registers or memory
- C employs pointers, which are just addresses of primitive data elements or data structures

## Examples of operators \* and &

- `int a, b; /* declaration of a and b as integers */`
- `int *a_ptr; /* a is a pointer to an integer (address of memory)`
- `a_ptr = a; /* illegal as the types don't match */`
- `a_ptr = &a; /* a_ptr holds address of "a" */`
- `b = *a_ptr; /* dereference (lookup) value at address a_ptr and assign value to b */`

# Using Simple Addressing Modes

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:

```
pushl %ebp  
movl %esp,%ebp  
pushl %ebx
```

} Set Up

```
movl 12(%ebp),%ecx  
movl 8(%ebp),%edx  
movl (%ecx),%eax  
movl (%edx),%ebx  
movl %eax,(%edx)  
movl %ebx,(%ecx)
```

} Body


```
movl -4(%ebp),%ebx  
movl %ebp,%esp  
popl %ebp  
ret
```

} Finish

# Understanding Swap


```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

Register	Variable
%ecx	yp
%edx	xp
%eax	t1
%ebx	t0



```
movl 12(%ebp), %ecx # ecx = yp  
movl 8(%ebp), %edx # edx = xp  
movl (%ecx), %eax # eax = *yp (t1)  
movl (%edx), %ebx # ebx = *xp (t0)  
movl %eax, (%edx) # *xp = eax  
movl %ebx, (%ecx) # *yp = ebx
```

# Understanding Swap




```

movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx

```

# Understanding Swap

%eax	
%edx	
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104




```

movl 12(%ebp),%ecx    # ecx = yp
movl 8(%ebp),%edx     # edx = xp
movl (%ecx),%eax      # eax = *yp (t1)
movl (%edx),%ebx      # ebx = *xp (t0)
movl %eax,(%edx)       # *xp = eax
movl %ebx,(%ecx)       # *yp = ebx

```

# Understanding Swap

%eax	
%edx	0x124
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104




```

movl 12(%ebp),%ecx    # ecx = yp
movl 8(%ebp),%edx     # edx = xp
movl (%ecx),%eax      # eax = *yp (t1)
movl (%edx),%ebx      # ebx = *xp (t0)
movl %eax,(%edx)       # *xp = eax
movl %ebx,(%ecx)       # *yp = ebx

```

# Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104




```

movl 12(%ebp),%ecx    # ecx = yp
movl 8(%ebp),%edx     # edx = xp
movl (%ecx),%eax      # eax = *yp (t1)
movl (%edx),%ebx      # ebx = *xp (t0)
movl %eax,(%edx)       # *xp = eax
movl %ebx,(%ecx)       # *yp = ebx

```

# Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104




```

movl 12(%ebp),%ecx    # ecx = yp
movl 8(%ebp),%edx     # edx = xp
movl (%ecx),%eax      # eax = *yp (t1)
movl (%edx),%ebx      # ebx = *xp (t0)
movl %eax,(%edx)       # *xp = eax
movl %ebx,(%ecx)       # *yp = ebx

```

# Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104




```

movl 12(%ebp),%ecx    # ecx = yp
movl 8(%ebp),%edx     # edx = xp
movl (%ecx),%eax      # eax = *yp (t1)
movl (%edx),%ebx      # ebx = *xp (t0)
movl %eax,(%edx)    # *xp = eax
movl %ebx,(%ecx)    # *yp = ebx

```

# Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104



```

movl 12(%ebp),%ecx    # ecx = yp
movl 8(%ebp),%edx     # edx = xp
movl (%ecx),%eax      # eax = *yp (t1)
movl (%edx),%ebx      # ebx = *xp (t0)
movl %eax,(%edx)       # *xp = eax
movl %ebx,(%ecx)       # *yp = ebx

```

# Indexed Addressing Modes

## Most General Form

- |                |   |
|----------------|---|
| $D(Rb, Ri, S)$ | $\text{Mem}[\text{Reg}[Rb] + S^* \text{Reg}[Ri] + D]$ |
|----------------|---|
- $D$ : Constant “displacement” 1, 2, or 4 bytes
  - $Rb$ : Base register: Any of 8 integer registers
  - $Ri$ : Index register: Any, except for  $\%esp$ 
    - Unlikely you'd use  $\%ebp$ , either
  - $S$ : Scale: 1, 2, 4, or 8

## Special Cases

$(Rb, Ri)$	$\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]]$
$D(Rb, Ri)$	$\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D]$
$(Rb, Ri, S)$	$\text{Mem}[\text{Reg}[Rb] + S^* \text{Reg}[Ri]]$

# Address Computation Examples

%edx	0xf000
%ecx	0x100

Expression	Computation	Address
<code>0x8(%edx)</code>	<code>0xf000 + 0x8</code>	<code>0xf008</code>
<code>(%edx,%ecx)</code>	<code>0xf000 + 0x100</code>	<code>0xf100</code>
<code>(%edx,%ecx,4)</code>	<code>0xf000 + 4*0x100</code>	<code>0xf400</code>
<code>0x80(,%edx,2)</code>	<code>2*0xf000 + 0x80</code>	<code>0x1e080</code>

# Address Computation Instruction

## **leal *Src*,*Dest***

- *Src* is address mode expression
- Set *Dest* to address denoted by expression

## Uses

- Computing address without doing memory reference
  - E.g., translation of  $p = \&x[i];$
- Computing arithmetic expressions of the form  $x + k^*y$ 
  - $k = 1, 2, 4, \text{ or } 8.$

# Some Arithmetic Operations

Format	Computation
<b>Two Operand Instructions</b>	
addl <i>Src,Dest</i>	<i>Dest</i> = <i>Dest</i> + <i>Src</i>
subl <i>Src,Dest</i>	<i>Dest</i> = <i>Dest</i> - <i>Src</i>
imull <i>Src,Dest</i>	<i>Dest</i> = <i>Dest</i> * <i>Src</i>
sall <i>Src,Dest</i>	<i>Dest</i> = <i>Dest</i> << <i>Src</i> Also called shll
sarl <i>Src,Dest</i>	<i>Dest</i> = <i>Dest</i> >> <i>Src</i> Arithmetic
shrl <i>Src,Dest</i>	<i>Dest</i> = <i>Dest</i> >> <i>Src</i> Logical
xorl <i>Src,Dest</i>	<i>Dest</i> = <i>Dest</i> ^ <i>Src</i>
andl <i>Src,Dest</i>	<i>Dest</i> = <i>Dest</i> & <i>Src</i>
orl <i>Src,Dest</i>	<i>Dest</i> = <i>Dest</i>   <i>Src</i>

# Some Arithmetic Operations

## Format                  Computation

### One Operand Instructions

`incl Dest`                   $Dest = Dest + 1$

`decl Dest`                   $Dest = Dest - 1$

`negl Dest`                   $Dest = - Dest$

`notl Dest`                   $Dest = \sim Dest$

# Using leal for Arithmetic Expressions

```
int arith  
    (int x, int y, int z)  
{  
    int t1 = x+y;  
    int t2 = z+t1;  
    int t3 = x+4;  
    int t4 = y * 48;  
    int t5 = t3 + t4;  
    int rval = t2 * t5;  
    return rval;  
}
```


```
arith:  
    pushl %ebp  
    movl %esp,%ebp  
  
    movl 8(%ebp),%eax  
    movl 12(%ebp),%edx  
    leal (%edx,%eax),%ecx  
    leal (%edx,%edx,2),%edx  
    sall $4,%edx  
    addl 16(%ebp),%ecx  
    leal 4(%edx,%eax),%eax  
    imull %ecx,%eax  
  
    movl %ebp,%esp  
    popl %ebp  
    ret
```

The assembly code is annotated with three curly braces on the right side, each labeled with a section name:

- A brace spanning the first two lines is labeled "Set Up".
- A brace spanning the next nine lines is labeled "Body".
- A brace spanning the last four lines is labeled "Finish".

# Understanding arith

```
int arith  
    (int x, int y, int z)  
{  
    int t1 = x+y;  
    int t2 = z+t1;  
    int t3 = x+4;  
    int t4 = y * 48;  
    int t5 = t3 + t4;  
    int rval = t2 * t5;  
    return rval;  
}
```



```
movl 8(%ebp),%eax      # eax = x  
movl 12(%ebp),%edx      # edx = y  
leal (%edx,%eax),%ecx      # ecx = x+y (t1)  
leal (%edx,%edx,2),%edx      # edx = 3*y  
sall $4,%edx      # edx = 48*y (t4)  
addl 16(%ebp),%ecx      # ecx = z+t1 (t2)  
leal 4(%edx,%eax),%eax      # eax = 4+t4+x (t5)  
imull %ecx,%eax      # eax = t5*t2 (rval)
```

# Understanding arith

```
int arith  
    (int x, int y, int z)  
{  
    int t1 = x+y;           ——————  
    int t2 = z+t1;          |—————  
    int t3 = x+4;          |—————  
    int t4 = y * 48;        |—————  
    int t5 = t3 + t4;      |—————  
    int rval = t2 * t5;    |—————  
    return rval;  
}
```

```
# eax = x  
    movl 8(%ebp),%eax  
# edx = y  
    movl 12(%ebp),%edx  
# ecx = x+y (t1)  
    leal (%edx,%eax),%ecx  
# edx = 3*y  
    leal (%edx,%edx,2),%edx  
# edx = 48*y (t4)  
    sall $4,%edx  
# ecx = z+t1 (t2)  
    addl 16(%ebp),%ecx  
# eax = 4+t4+x (t5)  
    leal 4(%edx,%eax),%eax  
# eax = t5*t2 (rval)  
    imull %ecx,%eax
```

# Another Example

```
int logical(int x, int y)
{
    int t1 = x^y;
    int t2 = t1 >> 17;
    int mask = (1<<13) - 7;
    int rval = t2 & mask;
    return rval;
}
```

$$2^{13} = 8192, 2^{13} - 7 = 8185$$

logical:

```
pushl %ebp  
movl %esp,%ebp
```

} Set Up

```
movl 8(%ebp),%eax  
xorl 12(%ebp),%eax  
sarl $17,%eax  
andl $8185,%eax
```

} Body

```
movl %ebp,%esp  
popl %ebp  
ret
```

} Finish

```
movl 8(%ebp),%eax  
xorl 12(%ebp),%eax  
sarl $17,%eax  
andl $8185,%eax
```

eax = x  
eax = x^y (t1)  
eax = t1>>17 (t2)  
eax = t2 & 8185

# ISA Properties

## CISC - Complex Instruction Set Computer (e.g. x86)

- Instruction can reference different operand types
  - Immediate, register, memory
- Arithmetic operations can read/write memory
- Memory reference can involve complex computation
  - $Rb + S^*Ri + D$
  - Useful for arithmetic expressions, too
- Instructions can have varying lengths
  - x86 IA32 instructions can range from 1 to 15 bytes

## “RISC” - Reduced Instruction Set Computer

- e.g. ARM, PowerPC, Sparc
- Memory operations separate from arithmetic (load/store)
- Fixed length instructions (often 4 bytes each)
- Fewer complex computational instructions (e.g. string compare)

# Summary

## Today

- C and x86 memory addressing
- Arithmetic instructions

## Next Time

- Control instructions (branch, etc.)

# **Extra slides**

# Pentium Pro (P6)


## History

- Announced in Feb. '95
- Basis for Pentium II, Pentium III, and Celeron processors
- Pentium 4 similar idea, but different details

## Features

- Dynamically translates instructions to more regular format
  - Very wide, but simple instructions
- Executes operations in parallel
  - Up to 5 at once
- Very deep pipeline
  - 12–18 cycle latency

# Pentium Pro Block Diagram



Microprocessor Report  
2/16/95

# Pentium Pro Operation

Translates instructions dynamically into “Uops”

- 118 bits wide
- Holds operation, two sources, and destination

Executes Uops with “Out of Order” engine

- Uop executed when
  - Operands available
  - Functional unit available
- Execution controlled by “Reservation Stations”
  - Keeps track of data dependencies between uops
  - Allocates resources

Consequences

- Indirect relationship between IA32 code & what actually gets executed
- Tricky to predict / optimize performance at assembly level