

# Formal Verification of Automatic Circuit Transformations for Fault-Tolerance

Dmitry Burlyaev  
Pascal Fradet

# Outline

For a given (fault-tolerance) transformation  $\mathcal{T}$ , we want to prove a property of the form

$$\forall C : \text{circuit}, \forall i : \text{inputs}, \forall o : \text{outputs}, \\ C \ i \longrightarrow o \Rightarrow \mathcal{T}[\![C]\!] \ \bar{i} \xrightarrow{\text{faulty}} \ \bar{o}$$

# Outline

For a given (fault-tolerance) transformation  $\mathcal{T}$ , we want to prove a property of the form

$$\forall C : \text{circuit}, \forall i : \text{inputs}, \forall o : \text{outputs}, \\ C\ i \longrightarrow o \Rightarrow \mathcal{T}\llbracket C \rrbracket\ \bar{i} \xrightarrow{\text{faulty}}\ \bar{o}$$

- ▶ Syntax of circuits

# Outline

For a given (fault-tolerance) transformation  $\mathcal{T}$ , we want to prove a property of the form

$$\forall C : \text{circuit}, \forall i : \text{inputs}, \forall o : \text{outputs}, \\ C \ i \longrightarrow o \Rightarrow \mathcal{T}[C] \ \bar{i} \xrightarrow{\text{faulty}} \ \bar{o}$$

- ▶ Syntax of circuits
- ▶ Circuit transformations on syntax

# Outline

For a given (fault-tolerance) transformation  $\mathcal{T}$ , we want to prove a property of the form

$$\forall C : \text{circuit}, \forall i : \text{inputs}, \forall o : \text{outputs}, \\ C \ i \xrightarrow{\quad} o \Rightarrow \mathcal{T}\llbracket C \rrbracket \bar{i} \xrightarrow{\text{faulty}} \bar{o}$$

- ▶ Syntax of circuits
- ▶ Circuit transformations on syntax
- ▶ Semantics of circuits

# Outline

For a given (fault-tolerance) transformation  $\mathcal{T}$ , we want to prove a property of the form

$$\forall C : \text{circuit}, \forall i : \text{inputs}, \forall o : \text{outputs}, \\ C \ i \longrightarrow o \Rightarrow \mathcal{T}[\![C]\!] \bar{i} \xrightarrow{\text{faulty}} \bar{o}$$

- ▶ Syntax of circuits
- ▶ Circuit transformations on syntax
- ▶ Semantics of circuits
- ▶ Fault-models described in semantics:  
bit-flip (SEU), glitch (SET), ...

# Outline

For a given (fault-tolerance) transformation  $\mathcal{T}$ , we want to prove a property of the form

$$\forall C : \text{circuit}, \forall i : \text{inputs}, \forall o : \text{outputs}, \\ C \ i \longrightarrow o \Rightarrow \mathcal{T}[\![C]\!] \ \bar{i} \xrightarrow{\text{faulty}} \ \bar{o}$$

- ▶ Syntax of circuits
- ▶ Circuit transformations on syntax
- ▶ Semantics of circuits
- ▶ Fault-models described in semantics:  
bit-flip (SEU), glitch (SET), ...
- ▶ Case study: our fault-tolerance solution  
required full confidence

# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible



# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, . . . )

# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR	<i>logic</i>
		ID   SWAP   FORK   RSH   LSH	<i>wiring</i>

# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	<b>NOT</b>	$ $	AND	$ $	OR	<i>logic</i>				
		ID	$ $	SWAP	$ $	FORK	$ $	RSH	$ $	LSH	<i>wiring</i>



# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR	<i>logic</i>
		ID   SWAP   FORK   RSH   LSH	<i>wiring</i>



# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR ID   SWAP   FORK   RSH   LSH	<i>logic</i>	<i>wiring</i>
-------------	-------	--	--------------	---------------



# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR	<i>logic</i>
<b>ID</b>		SWAP   FORK   RSH   LSH	<i>wiring</i>

————— // —————

# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR	<i>logic</i>
ID		<b>SWAP</b>   FORK   RSH   LSH	<i>wiring</i>




# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR	<i>logic</i>
		ID   SWAP   <b>FORK</b>   RSH   LSH	<i>wiring</i>




# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR	<i>logic</i>
		ID   SWAP   FORK   RSH   LSH	<i>wiring</i>




# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR	<i>logic</i>
		ID   SWAP   FORK   RSH   LSH	<i>wiring</i>



# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

**Gate** ::= NOT | AND | OR *logic*  
ID | SWAP | FORK | RSH | LSH *wiring*

$C ::= \text{Gate} \quad | \quad C_1 \circ C_2 \quad | \quad \|C_1, C_2\| \quad | \quad [b] - C$


# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR	<i>logic</i>
ID		SWAP   FORK   RSH   LSH	<i>wiring</i>

$C ::= \text{Gate} \quad | \quad C_1 \circ C_2 \quad | \quad \|C_1, C_2\| \quad | \quad [b] - C$




# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR	<i>logic</i>
ID		SWAP   FORK   RSH   LSH	<i>wiring</i>

$$C ::= \text{Gate} \quad | \quad C_1 \circ C_2 \quad | \quad \|C_1, C_2\| \quad | \quad [b]_{} - C$$



# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

**Gate** ::= NOT | AND | OR *logic*  
ID | SWAP | FORK | RSH | LSH *wiring*

$C ::= \text{Gate} \quad | \quad C_1 \circ C_2 \quad | \quad \|C_1, C_2\| \quad | \quad [b]_{} - C$




# LDDL- language to describe circuits

- ▶ Gate level HDL
- ▶ as simple as possible

A combinator language (inspired from Sheeran's  $\mu$ FP,  
Ruby, ...)

<b>Gate</b>	$::=$	NOT   AND   OR	<i>logic</i>
ID		SWAP   FORK   RSH   LSH	<i>wiring</i>

$$C ::= \text{Gate} \quad | \quad C_1 \circ C_2 \quad | \quad \|C_1, C_2\| \quad | \quad \boxed{b} - C$$


# LDDL types

## Bus

$$B := \omega \mid (B_1 * B_2)$$

## Gates

$$\text{NOT} : \text{Gate } \omega \omega \qquad \text{AND, OR} : \text{Gate } (\omega * \omega) \omega$$

## Plugs

...

$$\text{SWAP} : \forall \alpha \beta, \text{Plug } (\alpha * \beta) (\beta * \alpha)$$

...

# LDDL types

## Circuits

$C ::=$

...

|  $C_1 \multimap C_2$  :  $\forall \alpha \beta \gamma, \text{Circ } \alpha \beta \rightarrow \text{Circ } \beta \gamma$   
 $\qquad\qquad\qquad \rightarrow \text{Circ } \alpha \gamma$

...

|  $\llbracket C_1, C_2 \rrbracket$  :  $\forall \alpha \beta \gamma \delta, \text{Circ } \alpha \gamma \rightarrow \text{Circ } \beta \delta$   
 $\qquad\qquad\qquad \rightarrow \text{Circ } (\alpha * \beta) (\gamma * \delta)$

...

# Language feature summary

- ▶ Correct circuits by construction
  - ▶ correctly connected (typing)
  - ▶ all loops contain a cell (Loop operator)

# Language feature summary

- ▶ Correct circuits by construction
  - ▶ correctly connected (typing)
  - ▶ all loops contain a cell (Loop operator)
- ▶ No variables
  - ▶ Simpler semantics (no environment)

# Language feature summary

- ▶ Correct circuits by construction
  - ▶ correctly connected (typing)
  - ▶ all loops contain a cell (Loop operator)
- ▶ No variables
  - ▶ Simpler semantics (no environment)
- ▶ We represent the state (FF values) by circuit itself
  - ▶ e.g., ( $\boxed{\text{false}}$ -SWAP) *true* → ( $\boxed{\text{true}}$ -SWAP)

# LDDL semantics of a clock cycle w/o fault

A predicate:  $\text{step } C \ a \ b \ C'$

$C$  - an original circuit;  $a$  - an input

$b$  - an output;  $C'$  - resulting state after a cycle

$$\text{Gates \& Plugs} \quad \frac{[\![G]\!]a = b}{\text{step } G \ a \ b \ G}$$

$$\text{Seq} \quad \frac{\text{step } C_1 \ a \ b \ C'_1 \quad \text{step } C_2 \ b \ c \ C'_2}{\text{step } (C_1 \circ C_2) \ a \ c \ (C'_1 \circ C'_2)}$$

$$\text{Par} \quad \frac{\text{step } C_1 \ a \ c \ C'_1 \quad \text{step } C_2 \ b \ d \ C'_2}{\text{step } [\![C_1, C_2]\!] \ (a, b) \ (c, d) \ [\![C'_1, C'_2]\!]}$$

$$\text{Loop} \quad \frac{\text{step } C \ (a, \text{b2s } x) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{step } \boxed{x} \text{---} C \ a \ b \ \boxed{y} \text{---} C'}$$

# LDDL semantics of a clock cycle w/o fault

A predicate:  $\text{step } C \ a \ b \ C'$

$C$  - an original circuit;  $a$  - an input

$b$  - an output;  $C'$  - resulting state after a cycle

$$\text{Gates \& Plugs} \quad \frac{\llbracket G \rrbracket a = b}{\text{step } G \ a \ b \ G}$$

$$\text{Seq} \quad \frac{\text{step } C_1 \ a \ b \ C'_1 \quad \text{step } C_2 \ b \ c \ C'_2}{\text{step } (C_1 \multimap C_2) \ a \ c \ (C'_1 \multimap C'_2)}$$

$$\text{Par} \quad \frac{\text{step } C_1 \ a \ c \ C'_1 \quad \text{step } C_2 \ b \ d \ C'_2}{\text{step } \llbracket C_1, C_2 \rrbracket \ (a, b) \ (c, d) \ \llbracket C'_1, C'_2 \rrbracket}$$

$$\text{Loop} \quad \frac{\text{step } C \ (a, \text{b2s } x) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{step } \boxed{x} \multimap C \ a \ b \ \boxed{y} \multimap C'}$$

# LDDL semantics of a clock cycle w/o fault

A predicate:  $\text{step } C \ a \ b \ C'$

$C$  - an original circuit;  $a$  - an input

$b$  - an output;  $C'$  - resulting state after a cycle

$$\text{Gates \& Plugs} \frac{[\![G]\!]a = b}{\text{step } G \ a \ b \ G}$$

$$\text{Seq} \frac{\text{step } C_1 \ a \ b \ C'_1 \quad \text{step } C_2 \ b \ c \ C'_2}{\text{step } (C_1 \circ C_2) \ a \ c \ (C'_1 \circ C'_2)}$$

$$\text{Par} \frac{\text{step } C_1 \ a \ c \ C'_1 \quad \text{step } C_2 \ b \ d \ C'_2}{\text{step } [\![C_1, C_2]\!] \ (a, b) \ (c, d) \ [\![C'_1, C'_2]\!]}$$

$$\text{Loop} \frac{\text{step } C \ (a, \text{b2s } x) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{step } \boxed{x} \text{---} C \ a \ b \ \boxed{y} \text{---} C'}$$

# Evaluation of a circuit w/o faults

As a predicate from Stream to Stream

$$\text{eval} : \text{Circ } \alpha \beta \rightarrow \text{Stream } \alpha \rightarrow \text{Stream } \beta$$

$$\text{Eval} \quad \frac{\text{step } C \ i \ o \ C' \quad \text{eval } C' \text{ is } os}{\text{eval } C \ (i : is) \ (o : os)}$$

If  $C$  applied to input  $i \rightarrow$  output  $o$  and  $C'$   
and if  $C'$  applied to infinite stream  $is \rightarrow$  stream  $os$   
 $\Rightarrow$  evaluation of  $C$  with stream  $(i : is) \rightarrow$  stream  $(o : os)$ .

# LDDL semantics of a cycle with a fault

*SET(1, K)::*"at most 1 glitch within **K** clock cycles"

*Signal* := 0 | 1 | ↴

- ▶ Evaluation with glitches is non deterministic
  - ▶ not deterministically latched (as *true* or *false*) by cells
  - ▶ can be logically masked (e.g., AND(0, ↴) = 0, ...)

A predicate: **stepg**  $C$   $a$   $b$   $C'$

$C$  - an original circuit;  $a$  - an input

$b$  - an output;  $C'$  - possibly corrupted state after  
a cycle with a glitch at any wire

# LDDL semantics of a cycle with a fault

$$\text{Gates} \frac{}{\text{stepg } G \ a \not\hookrightarrow G}$$

$$\text{SeqL} \frac{\text{stepg } C_1 \ a \ b \ C'_1 \quad \text{step } C_2 \ b \ c \ C'_2}{\text{stepg } (C_1 \multimap C_2) \ a \ c \ (C'_1 \multimap C'_2)}$$

$$\text{SeqR} \frac{\text{step } C_1 \ a \ b \ C'_1 \quad \text{stepg } C_2 \ b \ c \ C'_2}{\text{stepg } (C_1 \multimap C_2) \ a \ c \ (C'_1 \multimap C'_2)}$$

$$\text{LoopC} \frac{\text{stepg } C \ (a, b2s \ x) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{stepg } \boxed{x} \multimap C \ a \ b \ \boxed{y} \multimap C'}$$

$$\text{LoopM} \frac{\text{step } C \ (a, \not\hookrightarrow) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{stepg } \boxed{x} \multimap C \ a \ b \ \boxed{y} \multimap C'}$$

# LDDL semantics of a cycle with a fault

$$\text{Gates} \frac{}{\text{stepg } G \ a \not\hookrightarrow G}$$

$$\text{SeqL} \frac{\text{stepg } C_1 \ a \ b \ C'_1 \quad \text{step } C_2 \ b \ c \ C'_2}{\text{stepg } (C_1 \multimap C_2) \ a \ c \ (C'_1 \multimap C'_2)}$$

$$\text{SeqR} \frac{\text{step } C_1 \ a \ b \ C'_1 \quad \text{stepg } C_2 \ b \ c \ C'_2}{\text{stepg } (C_1 \multimap C_2) \ a \ c \ (C'_1 \multimap C'_2)}$$

$$\text{LoopC} \frac{\text{stepg } C \ (a, b2s \ x) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{stepg } \boxed{x} \multimap C \ a \ b \ \boxed{y} \multimap C'}$$

$$\text{LoopM} \frac{\text{step } C \ (a, \not\hookrightarrow) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{stepg } \boxed{x} \multimap C \ a \ b \ \boxed{y} \multimap C'}$$

# LDDL semantics of a cycle with a fault

$$\text{Gates} \frac{}{\text{stepg } G \ a \not\hookrightarrow G}$$

$$\text{SeqL} \frac{\text{stepg } C_1 \ a \ b \ C'_1 \quad \text{step } C_2 \ b \ c \ C'_2}{\text{stepg } (C_1 \multimap C_2) \ a \ c \ (C'_1 \multimap C'_2)}$$

$$\text{SeqR} \frac{\text{step } C_1 \ a \ b \ C'_1 \quad \text{stepg } C_2 \ b \ c \ C'_2}{\text{stepg } (C_1 \multimap C_2) \ a \ c \ (C'_1 \multimap C'_2)}$$

$$\text{LoopC} \frac{\text{stepg } C \ (a, b2s \ x) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{stepg } \boxed{x} \multimap C \ a \ b \ \boxed{y} \multimap C'}$$

$$\text{LoopM} \frac{\text{step } C \ (a, \not\hookrightarrow) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{stepg } \boxed{x} \multimap C \ a \ b \ \boxed{y} \multimap C'}$$

# LDDL semantics of a cycle with a fault

$$\text{Gates} \frac{}{\text{stepg } G \ a \not\hookrightarrow G}$$

$$\text{SeqL} \frac{\text{stepg } C_1 \ a \ b \ C'_1 \quad \text{step } C_2 \ b \ c \ C'_2}{\text{stepg } (C_1 \multimap C_2) \ a \ c \ (C'_1 \multimap C'_2)}$$

$$\text{SeqR} \frac{\text{step } C_1 \ a \ b \ C'_1 \quad \text{stepg } C_2 \ b \ c \ C'_2}{\text{stepg } (C_1 \multimap C_2) \ a \ c \ (C'_1 \multimap C'_2)}$$

$$\text{LoopC} \frac{\text{stepg } C \ (a, b2s \ x) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{stepg } \boxed{x} \multimap C \ a \ b \ \boxed{y} \multimap C'}$$

$$\text{LoopM} \frac{\text{step } C \ (a, \not\hookrightarrow) \ (b, s) \ C' \quad \text{s2b } s \ y}{\text{stepg } \boxed{x} \multimap C \ a \ b \ \boxed{y} \multimap C'}$$

# Evaluation along the $SET(1, K)$ fault model

$SET(1, K)::$ "at most 1 glitch within  $K$  clock cycles"

As a predicate from Stream to Stream with a counter

$$\text{SetG} \frac{\text{stepg } C i o C' \quad \text{setk\_eval } (K - 1) \text{ } C' \text{ } is \text{ } os}{\text{setk\_eval } 0 \text{ } C \text{ } (i : is) \text{ } (o : os)}$$
$$\text{SetN} \frac{\text{step } C i o C' \quad \text{setk\_eval } (n - 1) \text{ } C' \text{ } is \text{ } os}{\text{setk\_eval } n \text{ } C \text{ } (i : is) \text{ } (o : os)}$$

# Evaluation along the $SET(1, K)$ fault model

$SET(1, K)::$ "at most 1 glitch within  $K$  clock cycles"

As a predicate from Stream to Stream with a counter

$$\text{SetG} \quad \frac{\text{stepg } C \ i \ o \ C' \quad \text{setk\_eval } (K - 1) \ C' \text{ is os}}{\text{setk\_eval } 0 \ C \ (i : is) \ (o : os)}$$


$$\text{SetN} \quad \frac{\text{step } C \ i \ o \ C' \quad \text{setk\_eval } (n - 1) \ C' \text{ is os}}{\text{setk\_eval } n \ C \ (i : is) \ (o : os)}$$




# Applying the framework to Double Time Redundancy (DTR) Circuit Transformation\*

\*in FPGA'15


# Triple-Time Redundancy




# Triple-Time Redundancy




# Triple-Time Redundancy




# Triple-Time Redundancy




# Triple-Time Redundancy




# Triple-Time Redundancy




# Triple-Time Redundancy




# Triple-Time Redundancy




# Triple-Time Redundancy



# Triple-Time Redundancy




# Triple-Time Redundancy



# Double Time Redundancy Transformation

- ▶ only double-time redundancy for error detection
- ▶ micro checkpointing-rollback
- ▶ speed-up mode (switching-off time-redundancy)
- ▶ input/output buffers (input/output transparency)
- ▶ tolerance to **at most one SET in 10 clock cycles**
- ▶ **1.9-2.5** smaller than TMR  
(with double throughput loss)


# Transformation DTR




Original circuit

- 1) Memory Cell  $\leftarrow$  Memory Block
- 2) Control Block Introduction
- 3) Input stream upsampling  $\times 2$
- 4) Input/Output Buffers Insertion

# Transformation DTR



Original circuit




Transformed DTR circuit

- 1) Memory Cell  $\leftarrow$  Memory Block
- 2) Control Block Introduction
- 3) Input stream upsampling  $\times 2$
- 4) Input/Output Buffers Insertion


[TO PROVE]: output correctness with  $SET(1, 10)$

# Memory Block: Working Cycle


rollBack



# Control Block protected by TMR



# Input Buffer




# Output Buffer

rollBack

subst

save



# Main theorem for DTR


DTR transformation is expressed  
on LDDL syntax as  $\text{DTR}(C)$

For **any** glitch at **any** wire,  
the I/O behavior stays the same & correct

$$\begin{aligned} & \text{eval } C_0 \ i \ o \wedge \text{set10\_eval } \text{DTR}(C_0) \ (\text{upsampl } i) \ oo \\ \Rightarrow & \text{outDTR } o \ oo \end{aligned}$$

- ▶ **upsampl::** DTR input stream is the original stream  $i$  with twice repeated bits
- ▶ **outDTR::** correctness property of DTR outputs

# General Proof Strategy - w/o faults



Dtrs0 (*ibs0 a*) (*obs0 o o'*)  $C_0 \ C_1 \ C_1^T$


$\Rightarrow$  step  $C_1 \ b \ t_1 \ C_2$

$\Rightarrow$  step  $C_1^T \ b \ t'_1 \ C_1^T$

$\Rightarrow t'_1 = (o, o, o') \wedge$

Dtrs1 (*ibs1 b a*) (*obs1 t1 o*)  $C_0 \ C_1 \ C_2 \ C_1^T$

# General Proof Strategy - w/o faults



$Dtrs0 (ibs0 a) (obs0 o o') C_0 C_1 C_1^T$


$\Rightarrow$  step  $C_1 b t_1 C_2$

$\Rightarrow$  step  $C_1^T b t'_1 C_1^T$

$\Rightarrow t'_1 = (o, o, o') \wedge$

$Dtrs1 (ibs1 b a) (obs1 t_1 o) C_0 C_1 C_2 C_1^T$

# General Proof Strategy - w/o faults



Dtrs0 (*ibs0 a*) (*obs0 o o'*)  $C_0 \ C_1 \ C_1^T$


$\Rightarrow$  step  $C_1 \ b \ t_1 \ C_2$

$\Rightarrow$  step  $C_1^T \ b \ t'_1 \ C_1^T$

$\Rightarrow t'_1 = (o, o, o') \wedge$

Dtrs1 (*ibs1 b a*) (*obs1 t<sub>1</sub> o*)  $C_0 \ C_1 \ C_2 \ C_1^T$

# General Proof Strategy - w/o faults



Lemma:

$Dtrs0 (ibs0 a) (obs0 o o') C_0 C_1 C_1^T$


$\Rightarrow \text{step } C_1 b t_1 C_2$

$\Rightarrow \text{step } C_1^T b t'_1 C_1'^T$

$\Rightarrow t'_1 = (o, o, o') \wedge$

$Dtrs1 (ibs1 b a) (obs1 t_1 o) C_0 C_1 C_2 C_1'^T$

# General Proof Strategy - w/o faults



Dtrs1(ibs1 b a) (obs1 t1 o)  $C_0 \ C_1 \ C_2 \ C_1'^T$


$\Rightarrow$  step  $C_1 \ b \ t_1 \ C_2$

$\Rightarrow$  step  $C_1'^T \ b \ t_1'' \ C_2^T$

$\Rightarrow t_1'' = (o, o, o) \wedge$

Dtrs0 (ibs0 b) (obs0 t1 o)  $C_1 \ C_2 \ C_2^T$

# General Proof Strategy - w/o faults



$\text{Dtrs1}(\text{ibs1 } b \text{ } a) \ (\text{obs1 } t_1 \text{ } o) \ C_0 \ C_1 \ C_2 \ C_1'^T$


$\Rightarrow \text{step } C_1 \ b \ t_1 \ C_2$

$\Rightarrow \text{step } C_1'^T \ b \ t_1'' \ C_2^T$

$\Rightarrow t_1'' = (o, o, o) \wedge$

$\text{Dtrs0} \ (\text{ibs0 } b) \ (\text{obs0 } t_1 \text{ } o) \ C_1 \ C_2 \ C_2^T$

# General Proof Strategy - w/o faults



$Dtrs1(ibs1\ b\ a)\ (obs1\ t_1\ o)\ C_0\ C_1\ C_2\ C_1'^T$


$\Rightarrow$  step  $C_1\ b\ t_1\ C_2$

$\Rightarrow$  step  $C_1'^T\ b\ t_1''\ C_2^T$

$\Rightarrow t_1'' = (o, o, o) \wedge$

$Dtrs0(ibs0\ b)\ (obs0\ t_1\ o)\ C_1\ C_2\ C_2^T$

# General Proof Strategy - w/o faults



Dtrs1(ibs1 b a) (obs1 t1 o)  $C_0 \ C_1 \ C_2 \ C_1'^T$


$\Rightarrow$  step  $C_1 \ b \ t_1 \ C_2$

$\Rightarrow$  step  $C_1'^T \ b \ t_1'' \ C_2^T$

$\Rightarrow t_1'' = (o, o, o) \wedge$

Dtrs0 (ibs0 b) (obs0 t1 o)  $C_1 \ C_2 \ C_2^T$


# General Proof Strategy - with a glitch



- ▶ 15 different corruption cases
- ▶  $Dtr1rr'$  describes one of the corruption cases
- ▶ Within 10 cycles returns to a correct state:

$Dtrs0 \rightarrow Dtr1rr' \rightarrow Dtr0r' \rightarrow Dtr1r' \rightarrow Dtrs0$


# General Proof Strategy - with a glitch



- ▶ 15 different corruption cases
- ▶  $Dtr1rr'$  describes one of the corruption cases
- ▶ Within 10 cycles returns to a correct state:

$Dtrs0 \rightarrow Dtr1rr' \rightarrow Dtr0r' \rightarrow Dtr1r' \rightarrow Dtrs0$

# General Proof Strategy - with a glitch



$Dtrs0 \rightarrow Dtr1rr' \rightarrow Dtr0r' \rightarrow Dtr1r' \rightarrow Dtrs0$

$Dtr1rr'(ibs1\ b\ a)\ (obs1\ t_1\ o)\ C_0\ C_1\ C_2\ C_1'^T$

$\Rightarrow \text{step } C_1\ b\ t_2\ C_2$

$\Rightarrow \text{step } C_1'^T\ b\ t_2''\ C_2^T$

$\Rightarrow t_2'' = (o, o, o) \wedge$

$Dtr0r' (ibs0\ b)\ (obs0\ t_2\ t_1)\ C_1\ C_2\ C_2^T$



# Summary

# Summary of case study

- ▶ Automatic DTR transformation:



# Summary of case study

- ▶ Automatic DTR transformation:
  - ▶ formalized on the syntax of LDDL



# Summary of case study

- ▶ Automatic DTR transformation:
  - ▶ formalized on the syntax of LDDL
  - ▶ formally proven in Coq proof assistant  
(7000 LOCs- 5 man-months)

# Summary of case study

- ▶ Automatic DTR transformation:
  - ▶ formalized on the syntax of LDDL
  - ▶ formally proven in Coq proof assistant  
(7000 LOCs- 5 man-months)
  - ▶ by simple inductions:
    - ▶ on syntax
    - ▶ on types
    - ▶ on streams (co-induction)

# Conclusion

- ▶ LDDL language: syntax, semantics



# Conclusion

- ▶ LDDL language: syntax, semantics
- ▶ Coq benefits:
  - ▶ dependent types → circuits well-formedness
  - ▶ reflection replaces some proofs with computation

# Conclusion

- ▶ LDDL language: syntax, semantics
- ▶ Coq benefits:
  - ▶ dependent types → circuits well-formedness
  - ▶ reflection replaces some proofs with computation
- ▶ Future work:
  - ▶ good to have better automation with tactics
  - ▶ proof of other fault-tolerance techniques

Thank you for your attention!

Your Questions/Feedbacks are  
**WELCOMED**

dmitry.burlyaev @ inria.fr

pascal.fradet @ inria.fr