

System-on-Chip Verification

SoC functionality is implemented by a combination of hardware and firmware

Verification Challenges

- Verifying the complete HW+FW design is not scalable
- Separate verification of HW and FW misses bugs

Memory-mapped Accelerator Registers

```

void setToModeA(KEY keyIdx)
{
    if (keyIdx == KEY1) {
        MMIO_write(KEY_LOCK_BASE + keyidx, 0x1);
    }

    MMIO_write(KEY_MODE_BASE + keyidx, MODE_A);
}
    
```

MMIO Side Effect

- Read-only
- Write-only
- Lock-protected
- Operation triggering

Accelerator's High-level State Machine

- Race condition

Instruction-Level Abstraction (ILA)

Key ideas

- Construct abstraction at **instruction-granularity**
- Better scalability
- Software verification techniques

Template-based ILA Synthesis

Template-based ILA synthesis

- Template: partially defined model
- Black box simulator
- CEGIS-based and parameterized algorithms
- Equivalence checking with RTL implementation

Template:

```

SRC1 = choice [reg0, ..., reg7, imm]
SRC2 = choice [reg0, ..., reg7, imm]
ADD = SRC1 + SRC2
SUB = SRC1 - SRC2
MUL = SRC1 * SRC2
ALU_OUT = choice [ADD, SUB, MUL]
    
```

Future Research

ILA-based SoC Verification

- Fully automated ILA synthesis
- Interfacing with software verification tool (SeaHorn)
- Interleaving semantics between processors and accelerators

Security property

- Automatic property decomposition
- Property specification language
- Interrupt-related security property

Processor ILA Extraction via QEMU

Processor ILA Extraction via QEMU

- One-time ILA construction for Tiny Code Generator (TCG) intermediate representation (IR)
- Generate processor ILA per instruction
- Good for heterogeneous environment in SoC