• Top
    • Documentation
    • Books
    • Recursion-and-induction
    • Boolean-reasoning
    • Projects
    • Debugging
    • Std
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
        • Symbolic-test-vectors
          • Defstv
          • Stv-compile
          • Symbolic-test-vector-format
          • Stv-implementation-details
          • Compiled-stv-p
          • Stv-run-for-all-dontcares
          • Stv-run
          • Stv-process
            • Processed-stv-p
              • Processed-stv
              • Make-processed-stv
                • Change-processed-stv
                • Honsed-processed-stv
                • Make-honsed-processed-stv
                • Processed-stv->user-stv
                • Processed-stv->relevant-signals
                • Processed-stv->name
                • Processed-stv->compiled-stv
              • Stv-fully-general-simulation-run
              • Stv-fully-general-in-alists
              • Stv-run-esim-debug
              • Stv-extract-relevant-signals
              • Stv-fully-general-st-alist
              • Stv-run-esim
            • Stv-run-check-dontcares
            • Symbolic-test-vector-composition
            • Stv-expand
            • Stv-easy-bindings
            • Stv-debug
            • Stv-run-squash-dontcares
            • Stvdata-p
            • Stv-doc
            • Stv2c
            • Stv-widen
            • Stv-out->width
            • Stv-in->width
            • Stv->outs
            • Stv-number-of-phases
            • Stv->ins
            • Stv-suffix-signals
            • Stv->vars
          • Esim-primitives
          • E-conversion
          • Esim-steps
          • Patterns
          • Mod-internal-paths
          • Defmodules
          • Esim-simplify-update-fns
          • Esim-tutorial
          • Esim-vl
        • Vl2014
        • Sv
        • Vwsim
        • Fgl
        • Vl
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Testing-utilities
      • Math
    • Processed-stv-p

    Make-processed-stv

    Constructor macro for processed-stv-p structures.

    Syntax:

    (make-processed-stv [:name <name>] 
                        [:user-stv <user-stv>] 
                        [:compiled-stv <compiled-stv>] 
                        [:relevant-signals <relevant-signals>]) 
    

    This is our preferred way to construct processed-stv-p structures. It simply conses together a structure with the specified fields.

    This macro generates a new processed-stv-p structure from scratch. See also change-processed-stv, which can "change" an existing structure, instead.

    The processed-stv-p structures we create here are just constructed with ordinary cons. If you want to create honsed structures, see make-honsed-processed-stv instead.

    Definition

    This is an ordinary make- macro introduced by std::defaggregate.

    Macro: make-processed-stv

    (defmacro make-processed-stv (&rest args)
              (std::make-aggregate 'processed-stv
                                   args
                                   '((:name)
                                     (:user-stv)
                                     (:compiled-stv)
                                     (:relevant-signals))
                                   'make-processed-stv
                                   nil))