• Top
  • Documentation
  • Books
  • Recursion-and-induction
  • Boolean-reasoning
  • Projects
  • Debugging
  • Std
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
    • Gl
    • Esim
      • Symbolic-test-vectors
        • Defstv
        • Stv-compile
        • Symbolic-test-vector-format
        • Stv-implementation-details
        • Compiled-stv-p
        • Stv-run-for-all-dontcares
        • Stv-run
        • Stv-process
          • Processed-stv-p
            • Processed-stv
            • Make-processed-stv
            • Change-processed-stv
            • Honsed-processed-stv
            • Make-honsed-processed-stv
            • Processed-stv->user-stv
            • Processed-stv->relevant-signals
            • Processed-stv->name
            • Processed-stv->compiled-stv
          • Stv-fully-general-simulation-run
          • Stv-fully-general-in-alists
          • Stv-run-esim-debug
          • Stv-extract-relevant-signals
          • Stv-fully-general-st-alist
          • Stv-run-esim
        • Stv-run-check-dontcares
        • Symbolic-test-vector-composition
        • Stv-expand
        • Stv-easy-bindings
        • Stv-debug
        • Stv-run-squash-dontcares
        • Stvdata-p
        • Stv-doc
        • Stv2c
        • Stv-widen
        • Stv-out->width
        • Stv-in->width
        • Stv->outs
        • Stv-number-of-phases
        • Stv->ins
        • Stv-suffix-signals
        • Stv->vars
      • Esim-primitives
      • E-conversion
      • Esim-steps
      • Patterns
      • Mod-internal-paths
      • Defmodules
      • Esim-simplify-update-fns
      • Esim-tutorial
      • Esim-vl
    • Vl2014
    • Sv
    • Vwsim
    • Fgl
    • Vl
    • X86isa
    • Svl
    • Rtl
  • Software-verification
  • Testing-utilities
  • Math

• Processed-stv-p

Processed-stv->relevant-signals

Access the relevant-signals field of a processed-stv-p structure.