Representation of an initial statement.
This is a product type introduced by defprod.
Initial statements in Verilog are used to set up initial values for simulation. For instance,
module mymod (a, b, ...) ; reg r, s; initial r = 0; <-- initial statement endmodule
BOZO Our plan is to eventually generate