Representation of a statement.
Verilog includes a number of statements for behavioral modelling.
Some of these (assignments, event triggers, enables and disables) are
atomic in that they do not contain any sub-statements. We call the
other statements (loops, cases, if statements, etc.) compound since they
contain sub-statements and are mutually-recursive with