• Top
    • Documentation
    • Books
    • Recursion-and-induction
    • Boolean-reasoning
    • Projects
    • Debugging
    • Std
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
    • Software-verification
      • Kestrel-books
      • X86isa
        • Program-execution
        • Introduction
        • X86isa-build-instructions
        • Publications
        • Contributors
        • Machine
          • Syscalls
          • Cpuid
          • X86isa-state
          • Linear-memory
          • Rflag-specifications
          • Characterizing-undefined-behavior
          • Top-level-memory
          • App-view
          • X86-decoder
          • Physical-memory
          • Decoding-and-spec-utils
          • Instructions
            • Two-byte-opcodes
            • One-byte-opcodes
            • Fp-opcodes
            • Instruction-semantic-functions
            • Opcode-maps
            • X86-illegal-instruction
            • Implemented-opcodes
            • X86-device-not-available
            • X86-general-protection
            • X86-step-unimplemented
            • Privileged-opcodes
          • X86-modes
          • Segmentation
          • Register-readers-and-writers
          • Other-non-deterministic-computations
          • Environment
          • Paging
        • Implemented-opcodes
        • Proof-utilities
        • To-do
        • Concrete-simulation-examples
        • Model-validation
        • Utils
        • Debugging-code-proofs
      • Execloader
      • Axe
    • Testing-utilities
    • Math
  • Machine

Instructions

Umbrella topic for specification of Intel's x86 instructions

Subtopics

Two-byte-opcodes
Instruction semantic functions for Intel's instructions with two-byte opcodes
One-byte-opcodes
Instruction semantic functions for Intel's instructions with a one-byte opcode
Fp-opcodes
Instruction semantic functions for Intel's floating-point instructions
Instruction-semantic-functions
Instruction Semantic Functions
Opcode-maps
ACL2 representation of x86 Opcode Maps (see Intel Manuals, Vol. 2, Appendix A)
X86-illegal-instruction
Semantic function corresponding to opcodes that Intel deems to be illegal or reserved
Implemented-opcodes
Intel Opcodes Supported in x86isa
X86-device-not-available
Semantic function corresponding to a device not available (no math coprocessor) fault
X86-general-protection
Semantic function corresponding to a general protection fault
X86-step-unimplemented
Semantic function corresponding to Intel's instructions unsupported in the x86isa books
Privileged-opcodes
Instruction semantic functions for Intel's privileged instructions