# Analysis of x86 Application and System Programs via Machine-Code Verification

#### Shilpi Goel, Warren A. Hunt, Jr., and Matt Kaufmann

<shigoel,hunt,kaufmann>@cs.utexas.edu

Department of Computer Science The University of Texas at Austin

April, 2016

**Goal:** Build robust tools to **increase software reliability** 

- Verify critical properties of application and system programs
- Correctness with respect to **behavior**, **security**, & **resource usage**

#### **Plan of Action:**

- 1. Build a **formal, executable x86 ISA model** using ACL2
- 2. Develop a **machine-code analysis framework** based on this model
- 3. Employ this framework to **verify application and system programs**



#### **Compile-to and Build-to Specification**

- A formal, executable x86 ISA model
- Specification of low-level ISA features
- Handles non-determinism

#### **Unified Model**

- *Simulator*: Executable file readers & loaders; GDB-like mode for dynamic instrumentation
- *Reasoning Framework*: ACL2 libraries to reason about x86 machine code

#### **User Manual**

- Documentation

#### **Open Source**

- Available online

## Outline

- Overview
- Project Description
  - [1] Developing an x86 ISA Model
  - [2] Building a Machine-Code Analysis Framework
  - [3] Verifying Application and System Programs
- Future Work & Conclusion


### Model Development

Interpreter-Style Operational Semantics

- x86 State: specifies the components of the ISA (registers, flags, memory)
- Instruction Semantic Functions: describe the effect of each instruction


Step Function: fetches, decodes, and executes one instruction

### 64-bit sub-mode of Intel's IA-32e mode



- Some examples of non-determinism in the ISA:
  - RFLAGS are undefined after the execution of some instructions.
  - Instructions like RDRAND are inherently non-deterministic.
- The x86 state contains an *oracle* field that is consulted whenever the result of a non-deterministic operation is required.
  - Every value retrieved from the oracle is *unique* and *indeterminate*.
  - This allows accounting for all possible behaviors during reasoning.


### Obtaining the x86 ISA Specification



Running tests on x86 machines


### Model Validation

*How can we know that our model faithfully represents the x86 ISA?* Validate the model to increase trust in the applicability of formal analysis.



# Optimizing the Model for Efficiency

Layered modeling approach mitigates the trade-off between reasoning and execution efficiency. [ACL2'13]



This layer was introduced using an ACL2 feature called *Abstract Stobj*, which was developed in response to this need for optimizing the x86 model.

Simulation speed measured on an Intel Xeon E31280 CPU @ 3.50GHz

- Two examples that illustrate our focus on user experience:
  - 1. Modes of operation to balance verification/simulation effort and utility
  - 2. Program debugging tools to be used during simulation

## Focus on Usability #1: Modes of Operation

<b>Programmer-Level Mode</b>	System-Level Mode
Verification of application programs	Verification of system programs
Virtual memory address space (2 <sup>64</sup> bytes)	Physical memory address space (2 <sup>52</sup> bytes)
Assumptions about correctness of OS operations	No assumptions about OS operations
~3.3 million instructions/second	~330,000 instructions/second (with 1G pages)

- **Executable file readers and loaders** written in ACL2 that support both Mach-O and ELF binary formats.
  - The input to the x86 model is the program binary
  - These tools use the meta-data in these binaries to automatically initialize the machine state
- A GDB-like mode is used for the **dynamic instrumentation** of machine-code.
  - Useful for debugging both the programs and the x86 specification

- The x86 ISA model supports **400+ instructions** 
  - Can execute almost all user-level programs emitted by GCC/LLVM
  - Successfully co-simulated a contemporary SAT solver on our model
  - Successfully simulated a supervisor-mode zero-copy program
- **IA-32e paging** for all page configurations (4K, 2M, 1G)
- Segment-based addressing
- Lines of ACL2: ~85,000 (not including blank lines)

## Outline

- Overview
- Project Description
  - [1] Developing an x86 ISA Model
  - [2] Building a Machine-Code Analysis Framework
  - [3] Verifying Application and System Programs
- Future Work & Conclusion

## Current Status: Building Lemma Libraries

- General libraries include lemmas about reads from and writes to the machine state, along with the interactions between these operations.
- We include these libraries when we verify programs.

add %edi, %eax

- 1. **read** instruction from mem
- 2. read operands
- 3. write sum to eax
- 4. write new value to flags
- 5. write new value to pc
- General library construction and program verification are interdependent processes.
  - **Discover** the kinds of lemmas needed while verifying a program
  - See a general **pattern**
  - Automate the generation and proof of these lemmas

## Outline

- Overview
- Project Description
  - [1] Developing an x86 ISA Model
  - [2] Building a Machine-Code Analysis Framework
  - [3] Verifying Application and System Programs
- Future Work & Conclusion

## Application Program #1: popcount

**Automatically** verify snippets of straight-line machine code using **bit-blasting** [VSTTE'13]

<pre>int popcount_32 (unsigned int v) {     // From Sean Anderson's Bit-Twiddling Hacks     v = v - ((v &gt;&gt; 1) &amp; 0x55555555);</pre>			<pre>Functional Correctness: RAX = popcount(v)</pre>
$v = (v \& 0 \times 333333333333333333333333333333333$	& 0x333333333333333333333333333333333333	-	specification function
25       33       33       33       33         8b       7d       fc       1         c1       ef       02       33       33       33         81       e7       33       33       33       33       33         01       f8       33       33       33       33       33         01       f8       33       33       33       33       33         8b       45       fc       1       1       1         8b       7d       fc       1       1       1         c1       ef       04       25       0f       0f       0f       1         c1       ef       04       25       0f       0f       0f       1       2         c1       ef       04       2       2       1       01       01       1       2         c1       e8       18       3	<pre>mov -0x4(%rbp),%eax and \$0x333333333333333333333333333333333333</pre>		<pre>popcount(v): if (v &lt;= 0) then return 0 else lsb := v &amp; 1 v    := v &gt;&gt; 1 return (lsb + popcount(v)) endif</pre>

## Application Program #2: *word-count*

The word-count program reads input from the stdin using read system calls. System calls are *non-deterministic* for application programs. [FMCAD'14]

**Functional Correctness:** Values computed by specification functions on standard input are found in the expected memory locations of the final x86 state.

**Resource Usage:** Irrespective of the input, program uses a fixed amount of memory.

Security: Program does not modify unintended regions of memory.


<u>Specification</u>: Copy data x from virtual memory location 10 to disjoint virtual memory location 11.

<u>Verification Objective</u>: After a successful copy, 10 and 11 contain x.


**Implementation**:

Include the *copy-on-write* technique: 10 and 11 can be mapped to the same physical memory location p.

Modifications to address mapping



#### Address Translations: IA-32e Paging (1G page)



**a** accessed flag **d** dirty flag

**Functional Correctness:** implementation of a zero-copy program meets the specification of a simple copy operation.

For simplicity, marking of x86 paging structures during traversal was turned off, i.e., no accessed and dirty bit updates were allowed.

We are currently re-doing this proof to account for updates to accessed and dirty bits.

## Outline

- Motivation
- Project Description
  - [1] Developing an x86 ISA Model
  - [2] Building a Machine-Code Analysis Framework
  - [3] Verifying Application and System Programs
- Future Work & Conclusion

### Contributions

#### A new tool

- General-purpose analysis framework for x86 machine-code
- Accurate x86 ISA reference

#### Perform program verification cognizant of low-level ISA features

• E.g., properties of x86 memory-management data structures

#### **Reasoning strategies**

- Insight into low-level code verification in general
- Build effective lemma libraries

#### Foundation for future research

• Resource usage guarantees, information-flow analysis, etc.

### Long-Term Goals

- Run a 64-bit *freeBSD*, kernel on our x86 ISA model
  - This involves identifying and implementing relevant instructions, call gates, supporting task management, etc.
- Identify and prove critical invariants in kernel code
  - This includes proving the correctness of context switches, privilege escalations, etc.
- Add **multiprocessor support** to the x86 ISA model

### Accessing Source Code + Documentation

The x86isa project is available under **BSD 3-Clause license** as a part of the **ACL2 Community Books** project.



Go to <a href="https://github.com/acl2/acl2/">https://github.com/acl2/acl2/</a> and see books/projects/x86isa/README for details.

Also, documentation and user's manual is available online at <u>www.cs.utexas.edu/users/moore/acl2/manuals/</u> <u>current/manual/?topic=ACL2\_\_\_X86ISA</u>

#### **Compile-to and Build-to Specification**

- A formal, executable x86 ISA model
- Specification of low-level ISA features
- Handles non-determinism

#### **Unified Model**

- *Simulator*: Executable file readers & loaders; GDB-like mode for dynamic instrumentation
- *Reasoning Framework*: ACL2 libraries to reason about x86 machine code

#### **User Manual**

- Documentation

#### **Open Source**

- Available online