

LC-3 Assembly Language VSCode Extension Guide

A Comprehensive Reference for
ECE 306: Introduction to Computing
The University of Texas at Austin

Based on the Patt & Patel
Introduction to Computing Systems ISA

Version 1.0.0

March 2026

Contents

1	Introduction	4
2	Installation	4
2.1	Method 1: Development Mode (Quick Start)	4
2.2	Method 2: Permanent Install via .vsix	5
2.3	Method 3: Publish to the VS Marketplace	5
2.4	File Associations	5
3	Syntax Highlighting	5
3.1	Token Categories	6
3.2	Case Insensitivity	6
3.3	Example	6
4	Hover Documentation	7
4.1	Instruction Hovers	7
4.2	Register Hovers	7
4.3	TRAP Alias and Pseudo-op Hovers	7
4.4	Configuring Hover Behavior	7
5	Autocomplete	7
5.1	Instruction Completions	8
5.2	Pseudo-op Completions	8
5.3	Label Completions	8
5.4	Register Completions	8
6	Snippet Library	8
6.1	Program Structure	8
6.1.1	<code>program</code> — Full Program Template	8
6.1.2	<code>subroutine</code> — Subroutine with R7 Save/Restore	9
6.2	Loop Patterns	9
6.2.1	<code>loop_counter</code> — Counter-Controlled Loop	9
6.2.2	<code>loop_sentinel</code> — Sentinel-Controlled Loop	9
6.3	Arithmetic and Logic Idioms	9
6.3.1	<code>negate</code> — Two's Complement Negation	10
6.3.2	<code>clear</code> — Clear a Register	10
6.3.3	<code>multiply</code> — Multiply by Repeated Addition	10
6.3.4	<code>or_demorgan</code> — Bitwise OR via De Morgan's Law	10
6.4	Stack Operations	10
6.4.1	<code>push</code> — Push to Stack	10
6.4.2	<code>pop</code> — Pop from Stack	11
6.4.3	<code>callee_save</code> — Callee-Save Register Pattern	11
6.5	I/O Patterns	11
6.5.1	<code>print_string</code> — Print a String	11
6.5.2	<code>getchar</code> — Read and Echo a Character	11
6.5.3	<code>poll_input</code> — Polling Keyboard Input	11
6.5.4	<code>poll_output</code> — Polling Display Output	11
6.6	Control Flow	12

6.6.1	<code>if_else</code> — Conditional Branch Pattern	12
7	Real-Time Diagnostics	12
7.1	Error-Level Diagnostics	12
7.1.1	Invalid Register	12
7.1.2	Immediate Out of Range	12
7.1.3	Wrong Operand Count	13
7.1.4	Label as ALU Operand	13
7.1.5	Undefined Labels	13
7.1.6	Unknown Opcodes	13
7.2	Warning-Level Diagnostics	13
7.2.1	Missing <code>.ORIG</code> or <code>.END</code>	13
7.3	Hint-Level Diagnostics	13
7.3.1	Unused Labels	13
7.4	Configuration	14
8	Code Navigation	14
8.1	Go to Definition	14
8.2	Find All References	14
8.3	Symbol Outline	14
8.4	Breadcrumb Navigation	14
9	Signature Help	14
10	Architecture Overview	15
10.1	File Structure	15
10.2	Module Descriptions	15
10.2.1	<code>instructionReference.ts</code> — The ISA Database	15
10.2.2	<code>diagnostics.ts</code> — The Error Checker	16
10.2.3	<code>extension.ts</code> — The Main Entry Point	16
11	LC-3 ISA Quick Reference	16
11.1	The 15 Opcodes	16
11.2	TRAP Service Routines	17
11.3	Assembler Directives (Pseudo-ops)	17
11.4	Addressing Modes	17
11.5	Condition Codes	18
12	Configuration Reference	18
13	Keyboard Shortcuts	18
14	Troubleshooting	19
14.1	Extension Not Activating	19
14.2	Diagnostics Not Appearing	19
14.3	Syntax Highlighting Looks Wrong	19
14.4	Lab Machine Issues	19
15	Extending the Extension	20

15.1 Adding a New Snippet	20
15.2 Adding a New Diagnostic Rule	20
15.3 Updating Instruction Documentation	20
Acknowledgments	20

1 Introduction

This guide documents the **LC-3 Assembly Language VSCode Extension**, a development environment designed specifically for the LC-3 instruction set architecture as defined in the Patt & Patel textbook and taught in ECE 306 at UT Austin.

The extension provides:

- **Syntax highlighting** for all 15 LC-3 opcodes, pseudo-ops, TRAP aliases, and more
- **Hover documentation** with encoding diagrams and examples from the textbook
- **Autocomplete** with smart tab-stop snippets
- **Real-time diagnostics** that catch common assembly mistakes
- **Code navigation** — go to definition, find references, symbol outline
- **Snippet library** with 16 common LC-3 programming patterns
- **Signature help** showing expected operands as you type

Prerequisites

You need **Visual Studio Code** (version 1.75 or later) and **Node.js** (version 18 or later) installed on your system to build and run this extension from source.

2 Installation

2.1 Method 1: Development Mode (Quick Start)

This is the fastest way to try the extension. It runs inside a VSCode debug window.

1. Unzip `lc3-vscode-extension.zip` to any directory.
2. Open the `lc3-vscode` folder in VSCode.
3. Open the integrated terminal (`Ctrl+``) and run:

```
1 npm install
2 npm run compile
```

4. Press `F5` to launch the Extension Development Host.
5. In the new window, open any `.asm` file.

Tip

The extension activates automatically for files ending in `.asm`, `.lc3`, or `.s`. If VSCode doesn't recognize the language, click the language mode in the bottom-right status bar and select **LC-3 Assembly**.

2.2 Method 2: Permanent Install via .vsix

This installs the extension system-wide so it persists across VSCode sessions.

1. Install the packaging tool:

```
1 npm install -g @vscode/vsce
```

2. Navigate into the extension directory, install dependencies, and package:

```
1 cd lc3-vscode
2 npm install
3 vsce package
```

3. Install the generated .vsix file:

```
1 code --install-extension lc3-assembly-1.0.0.vsix
```

4. Restart VSCode. The extension is now permanently active.

2.3 Method 3: Publish to the VS Marketplace

Publishing to the Marketplace enables seamless syncing across all devices via VSCode Settings Sync.

1. Create a free account at <https://dev.azure.com>.
2. Generate a **Personal Access Token** with Marketplace publish scope.
3. Log in and publish:

```
1 npx vsce login <your-publisher-name>
2 npx vsce publish
```

After publishing, anyone can install it from the Extensions panel in VSCode.

2.4 File Associations

By default, the extension activates for .asm, .lc3, and .s files. To force .asm files to always use the LC-3 language mode, add this to your VSCode settings.json:

```
1 "files.associations": {
2   "*.asm": "lc3"
3 }
```

Open settings with `Ctrl+Shift+P` → Open User Settings (JSON).

3 Syntax Highlighting

The extension provides rich, semantic colorization via a TextMate grammar (lc3.tmLanguage.json). Every token category receives a distinct scope so that any VSCode color theme will render LC-3

code clearly.

3.1 Token Categories

Category	Scope	Tokens
Operate Instructions	keyword.operator.arithmetic	ADD, AND, NOT
Data Movement	keyword.operator.memory	LD, LDI, LDR, LEA, ST, STI, STR
Control Flow	keyword.control.flow	JMP, JSR, JSRR, RET, RTI, TRAP
Branches	keyword.control.branch	BR, BRn, BRz, BRp, BRnz, BRnp, BRzp, BRnzp
TRAP Aliases	support.function.trap	HALT, GETC, OUT, PUTS, IN, PUTSP
Pseudo-ops	keyword.control.directive	.ORIG, .END, .FILL, .BLKW, .STRINGZ, .EXTERNAL
Registers	variable.language.register	R0 through R7
Hex Numbers	constant.numeric.hex	x3000, xFE00, etc.
Decimal Numbers	constant.numeric.decimal	#0, #-1, #15, etc.
Binary Numbers	constant.numeric.binary	b0101, b11110000, etc.
Strings	string.quoted.double	"Hello, world!"
Labels (definition)	entity.name.function.label	Labels at the start of a line
Labels (reference)	variable.other.label	Labels used as operands
Comments	comment.line.semicolon	Everything after ;

3.2 Case Insensitivity

All opcodes, pseudo-ops, TRAP aliases, and register names are case-insensitive. The grammar handles ADD, add, Add, and any other casing identically. Labels are matched case-insensitively for navigation but are preserved as written for display.

3.3 Example

```

1  ; Multiply NUMBER by 6
2  .ORIG x3050
3
4      LD    R1, SIX
5      LD    R2, NUMBER
6      AND   R3, R3, #0      ; Clear accumulator
7
8  AGAIN  ADD  R3, R3, R2     ; product += number
9      ADD  R1, R1, #-1      ; decrement counter
10     BRp   AGAIN
11
12     HALT
13
14  NUMBER .BLKW 1
15  SIX    .FILL x0006
16  .END

```

4 Hover Documentation

Hovering over any recognized token displays a rich tooltip with information pulled from the Patt & Patel ISA specification.

4.1 Instruction Hovers

When you hover over an instruction mnemonic (e.g., `ADD`, `LD`, `BRnz`), the tooltip shows:

1. **Mnemonic and category** (Operate, Data Movement, or Control)
2. **Whether condition codes are set** (N, Z, P)
3. **Syntax format(s)** — e.g., `ADD DR, SR1, SR2` and `ADD DR, SR1, imm5`
4. **Binary encoding** — the bit-field layout from bits [15:0]
5. **Full description** — how the instruction works, including which PC is used (incremented PC)
6. **Example usage** — a working code snippet

4.2 Register Hovers

Hovering over R0–R7 displays the register number and any conventions:

Register	Convention Note
R0	Used for character I/O by TRAP routines (GETC, OUT, IN, PUTS).
R1–R5	General purpose — no special convention.
R6	Conventionally used as the stack pointer (SP).
R7	Stores the return address for JSR/JSRR/TRAP. Overwriting R7 before RET will break subroutine return.

4.3 TRAP Alias and Pseudo-op Hovers

Hovering over `HALT`, `PUTS`, `.ORIG`, `.FILL`, etc., displays the same rich tooltip format with the assembler directive's purpose, syntax, and an example.

4.4 Configuring Hover Behavior

The binary encoding section can be toggled in settings:

```
1 "lc3.hover.showEncoding": true // or false to hide
```

5 Autocomplete

The extension provides context-aware IntelliSense completions triggered by typing. Pressing `Ctrl+Space` at any point on a line will show all available completions.

5.1 Instruction Completions

Every LC-3 instruction is offered with a **tab-stop snippet** so you can quickly fill in operands:

Type	Inserts
ADD	ADD R0, R1, R2 (tab between R0, R1, R2)
NOT	NOT R0, R1
LD	LD R0, LABEL
LDR	LDR R0, R1, #0
ST	ST R0, LABEL
STR	STR R0, R1, #0
BR	BR⟨n z p nz np zp nzp⟩ LABEL (dropdown)
JSR	JSR LABEL
TRAP	TRAP x25

5.2 Pseudo-op Completions

Typing a dot (.) triggers pseudo-op suggestions:

Type	Inserts
.ORIG	.ORIG x3000
.FILL	.FILL x0000
.BLKW	.BLKW 1
.STRINGZ	.STRINGZ "" (cursor between quotes)
.END	.END

5.3 Label Completions

The extension scans your file and offers all defined labels as completion items. Each label shows its line number for easy identification.

5.4 Register Completions

All eight registers (R0–R7) are offered as completions with their convention notes.

6 Snippet Library

The extension includes 16 snippets for common LC-3 programming patterns. Type the prefix and press **Tab** to expand.

6.1 Program Structure

6.1.1 program — Full Program Template

```
1 ; Program description
2 ;
```

```

3  .ORIG x3000
4
5  ; Your code here
6
7  HALT
8
9  ; Data section
10
11 .END

```

6.1.2 subroutine — Subroutine with R7 Save/Restore

```

1  ; Subroutine: NAME
2  ; Input:  R0
3  ; Output: R0
4  ; Modifies: none
5  NAME  ST R7, NAME_R7      ; Save return address
6          ; subroutine body
7          LD R7, NAME_R7    ; Restore return address
8          RET
9  NAME_R7 .BLKW 1

```

R7 Clobbering

If your subroutine calls another subroutine via JSR, the nested call will overwrite R7. You **must** save R7 before the inner JSR and restore it before RET. The `subroutine` and `callee_save` snippets handle this automatically.

6.2 Loop Patterns

6.2.1 loop_counter — Counter-Controlled Loop

```

1  AND R1, R1, #0      ; Clear counter
2  ADD R1, R1, #10     ; Set loop count
3  LOOP ; loop body
4      ADD R1, R1, #-1 ; Decrement counter
5      BRp LOOP       ; Loop while positive

```

6.2.2 loop_sentinel — Sentinel-Controlled Loop

```

1  LOOP  LDR R1, R0, #0      ; Load current value
2          BRz DONE          ; Exit if sentinel (zero)
3          ; process value
4          ADD R0, R0, #1    ; Advance pointer
5          BRnzp LOOP       ; Continue loop
6  DONE

```

6.3 Arithmetic and Logic Idioms

6.3.1 negate — Two's Complement Negation

```
1 NOT R1, R0      ; Negate: R1 = -R0
2 ADD R1, R1, #1  ; Complete two's complement
```

Why NOT + ADD #1?

In two's complement, $-x = \sim x + 1$. The NOT instruction computes the bitwise complement ($\sim x = -x - 1$), and adding 1 corrects the off-by-one to give the true negation.

6.3.2 clear — Clear a Register

```
1 AND R0, R0, #0    ; Clear R0
```

6.3.3 multiply — Multiply by Repeated Addition

```
1 ; R2 = R0 * R1 (R1 must be >= 0)
2 AND R2, R2, #0      ; Clear accumulator
3 MUL_LOOP ADD R1, R1, #0 ; Test multiplier
4     BRz MUL_DONE
5     ADD R2, R2, R0    ; accumulator += multiplicand
6     ADD R1, R1, #-1   ; multiplier--
7     BRnzp MUL_LOOP
8 MUL_DONE
```

6.3.4 or_demorgan — Bitwise OR via De Morgan's Law

```
1 ; R2 = R0 OR R1 using NOT(NOT(a) AND NOT(b))
2 NOT R0, R0
3 NOT R1, R1
4 AND R2, R0, R1
5 NOT R2, R2
6 ; Restore R0 and R1
7 NOT R0, R0
8 NOT R1, R1
```

Tip

The LC-3 has no native OR or XOR instructions. Use De Morgan's law: $A \vee B = \neg(\neg A \wedge \neg B)$. For XOR: $A \oplus B = (A \wedge \neg B) \vee (\neg A \wedge B)$.

6.4 Stack Operations

6.4.1 push — Push to Stack

```
1 ADD R6, R6, #-1      ; Decrement stack pointer
2 STR R0, R6, #0       ; Push R0 onto stack
```

6.4.2 pop — Pop from Stack

```

1  LDR R0, R6, #0      ; Pop top of stack into R0
2  ADD R6, R6, #1      ; Increment stack pointer

```

6.4.3 callee_save — Callee-Save Register Pattern

```

1  ; Save registers
2  ST R7, SAVE_R7
3  ST R1, SAVE_R1
4  ST R2, SAVE_R2
5
6  ; subroutine body
7
8  ; Restore registers
9  LD R2, SAVE_R2
10 LD R1, SAVE_R1
11 LD R7, SAVE_R7
12 RET
13
14 SAVE_R7 .BLKW 1
15 SAVE_R1 .BLKW 1
16 SAVE_R2 .BLKW 1

```

6.5 I/O Patterns

6.5.1 print_string — Print a String

```

1  LEA R0, MSG          ; Load address of string
2  PUTS                  ; Print string to console
3
4  MSG .STRINGZ "Hello, world!"

```

6.5.2 getchar — Read and Echo a Character

```

1  GETC      ; Read character into R0 (no echo)
2  OUT       ; Echo character to console

```

6.5.3 poll_input — Polling Keyboard Input

```

1  POLL  LDI R0, KBSR
2         BRzp POLL      ; Wait until key pressed
3         LDI R0, KBDR    ; Read character
4
5  KBSR .FILL xFE00
6  KBDR .FILL xFE02

```

6.5.4 poll_output — Polling Display Output

```

1 POLL_OUT LDI R1, DSR
2         BRzp POLL_OUT      ; Wait until display ready
3         STI R0, DDR        ; Write character
4
5 DSR .FILL xFE04
6 DDR .FILL xFE06

```

6.6 Control Flow

6.6.1 if_else — Conditional Branch Pattern

```

1 ; if (R0 > 0)
2 ADD R0, R0, #0      ; Set condition codes
3 BRnz ELSE          ; Branch to else
4 ; then-block
5 BRnzp ENDIF
6 ELSE
7 ; else-block
8 ENDIF

```

7 Real-Time Diagnostics

The extension continuously analyzes your code and reports errors, warnings, and hints in the Problems panel (Ctrl+Shift+M).

7.1 Error-Level Diagnostics

These indicate code that will fail to assemble or execute correctly.

7.1.1 Invalid Register

```

1 ADD R8, R1, R2      ; Error: R8 does not exist
2 ADD R0, LABEL, R2   ; Error: Expected register for SR1

```

7.1.2 Immediate Out of Range

The LC-3 has strict bit-width limits for immediate values:

Field	Bits	Range (signed)
imm5 (ADD/AND)	5	−16 to +15
offset6 (LDR/STR)	6	−32 to +31
PCoffset9 (LD/ST/BR/etc.)	9	−256 to +255
PCoffset11 (JSR)	11	−1024 to +1023
trapvect8 (TRAP)	8	0 to 255

```

1  ADD R0, R0, #16    ; Error: imm5 out of range (-16 to 15)
2  LDR R1, R2, #40    ; Error: offset6 out of range (-32 to 31)

```

7.1.3 Wrong Operand Count

```

1  ADD R0, R1          ; Error: ADD requires 3 operands
2  NOT R0, R1, R2      ; Error: NOT requires exactly 2 operands
3  HALT R0             ; Error: HALT takes no operands

```

7.1.4 Label as ALU Operand

A very common student mistake: using a label where ADD or AND expects a register or immediate.

```

1  AND R0, R0, MASK    ; Error: third operand must be
2                      ; register or immediate, not label
3  ; Fix: load the mask into a register first
4  LD R1, MASK
5  AND R0, R0, R1      ; Correct

```

7.1.5 Undefined Labels

```

1  LD R0, CONUT        ; Error: Label "CONUT" is never defined
2                      ; (typo -- should be COUNT)

```

7.1.6 Unknown Opcodes

```

1  SUB R0, R1, R2      ; Error: Unknown opcode "SUB"
2                      ; (LC-3 has no subtract instruction)

```

7.2 Warning-Level Diagnostics

7.2.1 Missing .ORIG or .END

Every LC-3 program requires both a .ORIG directive at the top and a .END directive at the bottom. A warning is shown if either is absent.

7.3 Hint-Level Diagnostics

7.3.1 Unused Labels

If a label is defined but never referenced, a hint is displayed. This helps catch dead code or typos in label names.

```

1  RESULT .BLKW 1      ; Hint: "RESULT" defined but never referenced

```

7.4 Configuration

Setting	Default	Description
<code>lc3.diagnostics.enable</code>	<code>true</code>	Enable/disable all diagnostics.
<code>lc3.diagnostics.warnUnusedLabels</code>	<code>true</code>	Show hints for defined but unreferenced labels.

8 Code Navigation

8.1 Go to Definition

Place your cursor on any label reference and press **F12** (or **Ctrl+Click**) to jump to the line where that label is defined.

This works for labels used in instructions like `LD R0, COUNT`, branch targets like `BRp LOOP`, and subroutine calls like `JSR MULTIPLY`.

8.2 Find All References

Press **Shift+F12** on a label to see every location in the file where that label is used. This is invaluable for understanding control flow in larger programs.

8.3 Symbol Outline

Press **Ctrl+Shift+O** to open the symbol outline, which lists every label in your file. Labels are categorized:

- **Function symbols** — labels on code lines (subroutine entry points, branch targets)
- **Variable symbols** — labels on data directives (`.FILL`, `.BLKW`, `.STRINGZ`)

You can type to filter, and clicking a symbol jumps to that line.

8.4 Breadcrumb Navigation

VSCode's breadcrumb bar (top of the editor) shows which label region your cursor is in, making it easy to orient yourself in long programs.

9 Signature Help

As you type operands for an instruction, the extension displays a tooltip showing the expected syntax with the current parameter highlighted. Signature help is triggered by typing a comma (,) or a space.

For example, while typing `ADD R0, :`

- The tooltip shows: `ADD DR, SR1, SR2`

- **SR1** is highlighted, indicating it's the next expected operand

For instructions with multiple syntax forms (like ADD with register mode vs. immediate mode), both signatures are displayed.

10 Architecture Overview

This section describes how the extension is structured internally, which is useful if you want to modify or extend it.

10.1 File Structure

1	lc3-vscode/	
2	package.json	Extension manifest
3	language-configuration.json	Bracket/comment settings
4	tsconfig.json	TypeScript configuration
5	syntaxes/	
6	lc3.tmLanguage.json	TextMate grammar
7	snippets/	
8	lc3.json	Snippet definitions
9	src/	
10	extension.ts	Main entry point
11	instructionReference.ts	ISA database
12	diagnostics.ts	Error checking
13	out/	Compiled JavaScript
14	examples/	
15	multiply.asm	Example: multiply by 6
16	charcount.asm	Example: character counter

10.2 Module Descriptions

10.2.1 instructionReference.ts — The ISA Database

This is the single source of truth for the entire LC-3 ISA. It exports:

- **LC3_INSTRUCTIONS** — A record mapping each of the 15 opcodes (plus RET and RTI) to an `InstructionInfo` object containing the mnemonic, brief description, full description, syntax formats, binary encoding, condition code behavior, category, and example.
- **TRAP_ALIASES** — Maps HALT, GETC, OUT, PUTS, IN, PUTSP to their `InstructionInfo` objects with trap vector numbers.
- **PSEUDO_OPS** — Maps .ORIG, .FILL, .BLKW, .STRINGZ, .END, .EXTERNAL.
- **BRANCH_VARIANTS** — Maps BRn, BRz, BRp, BRnz, BRnp, BRzp, BRnzp to human-readable descriptions.
- **lookupMnemonic(name)** — Unified lookup that checks all of the above.

10.2.2 diagnostics.ts — The Error Checker

Implements a full line-by-line parser that:

1. Strips comments and tokenizes each line into label, opcode, and operands.
2. Collects all defined labels and all referenced labels.
3. Validates each instruction against its expected operand format (register, immediate, label).
4. Checks immediate values against their bit-width constraints.
5. Detects missing `.ORIG`/`.END`, undefined labels, unused labels, and unknown opcodes.

Diagnostics run on every document open, save, and text change, providing real-time feedback.

10.2.3 extension.ts — The Main Entry Point

Registers all VSCode language feature providers:

- **HoverProvider** — Looks up the word under cursor in the ISA database and formats a Markdown tooltip.
- **CompletionItemProvider** — Generates completion items for instructions, pseudo-ops, TRAP aliases, registers, and file-local labels.
- **SignatureHelpProvider** — Parses the current line to determine the opcode and active parameter index.
- **DocumentSymbolProvider** — Scans for labels and categorizes them as code or data.
- **DefinitionProvider** — Searches the file for a label definition matching the word under cursor.
- **ReferenceProvider** — Finds all occurrences of a label using regex matching.

11 LC-3 ISA Quick Reference

This section provides a condensed reference of the LC-3 ISA as documented in the extension's hover tooltips.

11.1 The 15 Opcodes

Opcode	Binary	Category	Sets CC?
ADD	0001	Operate	Yes
AND	0101	Operate	Yes
NOT	1001	Operate	Yes
BR	0000	Control	No
JMP	1100	Control	No
JSR	0100	Control	No
JSRR	0100	Control	No
LD	0010	Data Movement	Yes
LDI	1010	Data Movement	Yes

Opcode	Binary	Category	Sets CC?
LDR	0110	Data Movement	Yes
LEA	1110	Data Movement	No
ST	0011	Data Movement	No
STI	1011	Data Movement	No
STR	0111	Data Movement	No
TRAP	1111	Control	No
RET	1100	Alias for JMP R7	
RTI	1000	Return from interrupt	
<i>reserved</i>	1101	Unused (illegal opcode exception)	

11.2 TRAP Service Routines

Vector	Alias	Description
x20	GETC	Read a character from keyboard (no echo). ASCII code placed in R0[7:0].
x21	OUT	Write the character in R0[7:0] to the console.
x22	PUTS	Write null-terminated string starting at address in R0.
x23	IN	Print prompt, read character (with echo), place in R0[7:0].
x24	PUTSP	Write packed string (two chars per word) starting at R0.
x25	HALT	Halt the machine.

11.3 Assembler Directives (Pseudo-ops)

Directive	Description
.ORIG <i>addr</i>	Set the starting address for the program.
.FILL <i>val</i>	Allocate one word, initialized to <i>val</i> .
.BLKW <i>n</i>	Reserve <i>n</i> uninitialized words.
.STRINGZ " <i>str</i> "	Store string with null terminator (one char per word).
.END	Mark the end of the source file.
.EXTERNAL <i>sym</i>	Declare a symbol defined in another module.

11.4 Addressing Modes

Mode	Used By	Effective Address
Immediate	ADD, AND	Value encoded in bits [4:0] (sign-extended)
Register	ADD, AND, NOT	Value in the named register
PC-relative	LD, ST, LEA, LDI, STI, BR, JSR	$PC^\dagger + \text{SEXT}(\text{offset})$
Base+Offset	LDR, STR	$\text{BaseR} + \text{SEXT}(\text{offset6})$

Mode	Used By	Effective Address
Indirect	LDI, STI	$mem[PC^\dagger + SEXT(offset9)]$

[†]PC refers to the *incremented* PC (address of the next instruction).

11.5 Condition Codes

The LC-3 has three single-bit condition code registers: **N** (negative), **Z** (zero), and **P** (positive). Exactly one is set at any time. They are updated by instructions marked “Sets CC” in the opcode table above.

The **BR** instruction tests these codes:

- **BRn** branches if the last result was negative
- **BRz** branches if the last result was zero
- **BRp** branches if the last result was positive
- Combinations like **BRnz**, **BRnp**, **BRzp** test multiple conditions (OR logic)
- **BRnzp** (or just **BR**) is an unconditional branch

Common Pitfall

LEA does **not** set condition codes, even though it loads a value into a register. If you need to branch based on the result of LEA, add **ADD Rx, Rx, #0** afterward to set the condition codes without changing the value.

12 Configuration Reference

All settings are under the `lc3` namespace in VSCode settings.

Setting	Default	Description
<code>lc3.diagnostics.enable</code>	<code>true</code>	Master toggle for all diagnostic checks.
<code>lc3.diagnostics.warnUnusedLabels</code>	<code>true</code>	Show hint-level warnings for labels that are defined but never referenced.
<code>lc3.hover.showEncoding</code>	<code>true</code>	Include the binary encoding bit-field diagram in hover tooltips.

13 Keyboard Shortcuts

These are standard VSCode shortcuts that work with the extension’s language features.

Shortcut	Action
Ctrl+Space	Trigger autocomplete
Ctrl+Shift+Space	Trigger signature help
F12	Go to Definition
Ctrl+Click	Go to Definition (mouse)
Shift+F12	Find All References
Ctrl+Shift+O	Open Symbol Outline
Ctrl+Shift+M	Open Problems Panel (diagnostics)
Ctrl+.	Quick Fix suggestions
Ctrl+/ F5	Toggle line comment (;) Launch Extension Development Host

On macOS, replace `Ctrl` with `Cmd`.

14 Troubleshooting

14.1 Extension Not Activating

- Verify the file has a recognized extension: `.asm`, `.lc3`, or `.s`.
- Check the language mode in the bottom-right status bar. Click it and select “LC-3 Assembly” if needed.
- If installed via `.vsix`, restart VSCode completely.

14.2 Diagnostics Not Appearing

- Confirm `lc3.diagnostics.enable` is `true` in settings.
- Open the Problems panel (`Ctrl+Shift+M`).
- Check the Output panel (`Ctrl+Shift+U`) for extension errors.

14.3 Syntax Highlighting Looks Wrong

- Some color themes may render certain scopes with similar colors. Try switching to a different theme.
- Ensure the language mode is set to “LC-3 Assembly” and not generic “Assembly”.

14.4 Lab Machine Issues

- If you lack permission to install globally, use the `.vsix` method with `code -install-extension`.
- If `npm` is unavailable, carry a pre-packaged `.vsix` on a USB drive or download from Google Drive.
- The compiled `out/` directory is included in the zip, so you can skip `npm run compile` if the TypeScript source hasn’t changed.

15 Extending the Extension

The extension is designed to be easily modified. Here are some ideas:

15.1 Adding a New Snippet

Open `snippets/lc3.json` and add a new entry following the existing pattern:

```
1  "My Pattern": {
2    "prefix": "my_trigger",
3    "body": [
4      "AND ${1:R0}, ${1}, #0",
5      "ADD ${1}, ${1}, #${2:5}"
6    ],
7    "description": "Clear and load a small value"
8  }
```

Recompile is not needed — snippet changes take effect on reload.

15.2 Adding a New Diagnostic Rule

In `src/diagnostics.ts`, add your check inside the main validation loop. Use the `addDiag()` helper:

```
1  addDiag(diagnostics, document, line.lineIndex,
2    "Your error message here",
3    vscode.DiagnosticSeverity.Warning);
```

Then recompile with `npm run compile`.

15.3 Updating Instruction Documentation

All instruction data lives in `src/instructionReference.ts`. To update a description or add a new mnemonic, modify the appropriate object and recompile.

Acknowledgments

This extension and its ISA reference are based on *Introduction to Computing Systems: From Bits & Gates to C/C++ & Beyond* by Yale N. Patt and Sanjay J. Patel, as used in ECE 306 at The University of Texas at Austin under Dr. Nina Telang.