CS429: Computer Organization and Architecture Datapath I

Warren Hunt, Jr. and Bill Young Department of Computer Sciences University of Texas at Austin

Last updated: November 12, 2014 at 07:34

How do we build a digital computer?

- Hardware building blocks: digital logic primitives.
- Instruction set architecture: what HW must implement.

Principled approach

- Hardware designed to implement one instruction at a time, and connect to the next instruction.
- Decompose each instruction into a series of steps.
- Expect that many steps will be common to many instructions.

Extend design from there

- Overlap execution of multiple instructions (pipelining). More on that later.
- Parallel execution of many instructions.
- Covered in more advanced computer architecture course.

Y86 Instruction Set

Byte	0		1		2	3	4	5	
halt	0	0							
nop	1	0							
rrmovl rA,rB	2	0	rA	rВ					
irmovl V,rB	3	0	F	rВ			V		
<pre>rmmovl rA,D(rB)</pre>	4	0	rA	rВ			D		
mrmovl D(rB),rA	5	0	rA	rВ			D		
OP1 rA,rB	6	fn	rA	rВ					
jXX Dest	7	fn				Dest			
call Dest	8	0				Dest			
ret	9	0							
pushl rA	Α	0	rΑ	F					
popl rA	В	0	rA	F					

These are the function codes for specific instances of the OP1 and jXX instructions.



Building Blocks

Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control

Storage Elements

- Store bits
- Implement addressable memories
- Non-addressable registers
- Loaded only as clock rises.



SEQ Hardware Structure

State

- Program counter register (PC)
- Condition code register (CC)
- Register file
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter



Fetch: Read instruction from instruction memory.

Decode: Read program registers

Execute: Compute value or address

Memory: Read or write back data.

Write Back: Write program registers.

PC: Update the program counter.



Fetch

- icode Instruction code
- ifun Function code
- rA Inst. register A
- rB Inst. register B
- valC Instruction constant
- valP Incremented PC

Execute

valE ALU result Bch Branch flag

Decode

srcA	Register ID A
srcB	Register ID B
dstE	Dest. register E
dstM	Dest. register M
valA	Register value A
valB	Register value B

Memory

valM Value from memory

Instruction Decoding



Instruction Format

- Instruction byte: icode:ifun
- Optional register byte: rA:rB
- Optional constant word: valC

OP1 rA,rB 6 fn rA rB

Fetch: Read 2 bytes.

Decode: Read operand regs.

Execute:

- Perform the operation.
- Set condition codes.

Memory: Do nothing.

Write back: Update register.

PC Update:

Increment PC by 2.

• Why?

Stage Computation: Arith./Logical Ops

	OP1 rA,rB	Comment
	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	$rA:rB \gets M1[PC{+1}]$	Read register byte
	$valP \gets PC{+2}$	Compute next PC
Decode	$valA \gets R[rA]$	Read operand A
	$valB \gets R[rB]$	Read operand B
Execute	$valE \gets valB \ OP \ valA$	Perform ALU operation
	Set CC	Set condition code register
Memory		
Write back	$R[rB] \gets valE$	Write back result
PC Update	$PC \gets valP$	Update PC

- Formulate instruction execution as a sequence of simple steps.
- Use the same general form for all instructions.
- Why do this? Microcode?

rmmovl rA,D(rB)



Fetch: Read 6 bytes.

Decode: Read operand regs.

Execute: Compute effective address.

Memory: Write to memory.

Write back: Do nothing.

PC Update: Increment PC by 6.

	rmmovl rA, D(rB)	Comment
	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	$rA:rB \gets M1[PC{+1}]$	Read register byte
	$valC \gets M4[PC+2]$	Read displacement D
	$valP \gets PC+6$	Compute next PC
Decode	$valA \gets R[rA]$	Read operand A
	$valB \gets R[rB]$	Read operand B
Execute	$valE \gets valB + valC$	Compute effective address
Memory	$M4[valE] \gets valA$	Write value to memory
Write back		
PC Update	$PC \gets valP$	Update PC

• Use the ALU for address computation.



Fetch: Read 2 bytes.

Decode: Read stack pointer.

Execute: Increment stack pointer by 4.

Memory: Read from old stack pointer.

Write back:

- Update stack pointer.
- Write result to register.

PC Update: Increment PC by 2.

	popl rA	Comment
	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	$rA:rB \gets M1[PC{+1}]$	Read register byte
	$valP \gets PC{+2}$	Compute next PC
Decode	$valA \gets R[\texttt{%esp}]$	Read stack pointer
	$valB \gets R[\texttt{%esp}]$	Read stack pointer
Execute	$valE \gets valB + 4$	Increment stack pointer
Memory	$valM \gets M4[valA]$	Read from stack.
Write back	R [%esp] \leftarrow valE	Update stack pointer
	$R[rA] \gets valM$	Write back result
PC Update	$PC \gets valP$	Update PC

- Use the ALU to increment stack pointer.
- Must update two registers: popped value, new stack pointer.



Fetch:

- Read 5 bytes.
- Increment PC by 5.

Decode: Do nothing.

Execute:

 Determine whether to take branch based on jump condition and condition codes. Memory: Do nothing.

Write back: Do nothing.

PC Update:

- Set PC to Dest if branch is taken.
- Otherwise, increment PC.

	jXX Dest	Comment
	$icode:ifun \gets M1[PC]$	Read instruction byte
Fetch	$valC \gets M4[PC{+1}]$	Read destination address
	$valP \gets PC{+5}$	Fall through address
Decode		
Execute	$Bch \leftarrow Cond(CC, ifun)$	Take branch?
Memory		
Write back		
PC Update	$PC \leftarrow Bch ? valC : valP$	Update PC

- Compute both addresses.
- Choose based on setting of condition codes and branch condition.

call Dest 8 0 Dest

Fetch:

- Read 5 bytes
- Increment PC by 5

Decode: Read stack pointer.

Execute: Decrement stack pointer by 4

Memory:

 Write incremented PC to new value of stack pointer.

Write back: Update stack pointer.

PC Update: Set PC to Dest

	call Dest	Comment
	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	$valC \gets M4[PC{+1}]$	Read destination address
	$valP \gets PC{+5}$	Compute return point
Decode	$valB \gets R[\texttt{%esp}]$	Read stack pointer
Execute	$valE \gets valB + -4$	Decrement stack pointer
Memory	$M4[valE] \gets valP$	Write return value on stack.
Write back	$R[\texttt{%esp}] \gets valP$	Update stack pointer
PC Update	$PC \gets valC$	Set PC to destination.

- Use the ALU to decrement stack pointer.
- Store incremented PC.



Fetch: Read 1 byte

Decode: Read stack pointer.

Execute: Increment stack pointer by 4

Memory:

• Read return address from old stack pointer.

Write back: Update stack pointer.

PC Update: Set PC to return address.

	ret	Comment
Fetch	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Decode	$valA \gets R[\texttt{%esp}]$	Read operand stack
	$valB \gets R[\texttt{%esp}]$	Read operand stack
Execute	$valE \gets valB + 4$	Increment stack pointer
Memory	$valM \gets M4[valA]$	Read return address
Write back	$R[\texttt{%esp}] \gets valE$	Update stack pointer
PC Update	$PC \gets valM$	Set PC to return address

- Use the ALU to increment stack pointer.
- Read return address from memory.

Computation Steps: ALU Operations

		OP1 rA,rB	Comment
	icode,ifun	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	rA,rB	$ra:rB \gets M1[PC{+1}]$	Read register byte
	valC		Read constant word
	valP	$valP \gets PC{+2}$	Compute next PC
Decode	valA,srcA	$valA \gets R[rA]$	Read operand A
	valB,srcA	$valB \gets R[rB]$	Read operand B
Execute	valE	$valE \gets valB \ OP \ valA$	Perform ALU operation
	Cond code	Set CC	Set condition code reg.
Memory	valM		Memory read/write
Write	dstE	$R[rB] \gets valE$	Write back ALU result
back	dstM		Write back memory
PC update	PC	$PC \gets valP$	Update PC

- All instructions follow the same general pattern.
- They differ only in what gets computed each step.

Computation Steps: Call

		call Dest	Comment
	icode,ifun	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	rA,rB		Read register byte
	valC	$valC \gets M4[PC{+1}]$	Read constant word
	valP	$valP \gets PC+5$	Compute next PC
Decode	valA,srcA		Read operand A
	valB,srcA	valB ← R[%esp]	Read operand B
Execute	valE	valE ← valB - 4	Perform ALU operation
	Cond code		Set condition code reg.
Memory	valM	$M4[valE] \gets valP$	Memory read/write
Write	dstE	$R[\texttt{%esp}] \gets valE$	Write back ALU result
back	dstM		Write back memory
PC update	PC	$PC \gets valC$	Update PC

- All instructions follow the same general pattern.
- They differ only in what gets computed each step.

Fetch

- icode Instruction code
- ifun Function code
- rA Inst. register A
- rB Inst. register B
- valC Instruction constant
- valP Incremented PC

Execute

valE ALU result Bch Branch flag

Decode

srcA	Register ID A
srcB	Register ID B
dstE	Dest. register E
dstM	Dest. register M
valA	Register value A
valB	Register value B

Memory

valM Value from memory

- Sequential instruction execution cycle.
- Instruction mapping to hardware.
- Instruction decoding.