CS429: Computer Organization and Architecture Datapath I	Recall that the most fundamental abstraction for the machine semantics for the x86/Y86 or similar machines is the <i>fetch-decode-execute</i> cycle (the <i>von Neumann architecture</i>). The machine repeats the
Dr. Bill Young Department of Computer Science University of Texas at Austin	following steps forever: fetch the next instruction from memory (the PC tells you which is next);
Last updated: March 25, 2019 at 13:29	 decode the instruction (in the control unit); execute the instruction;
	 update the state appropriately; go to step 1.
CS429 Slideset 12: 1 Datapath I	CS429 Slideset 12: 2 Datapath I

Can We Speed Up the Fetch-Execute Cycle?

Notice that fetching, decoding, executing, updating likely *use different hardware modules*.

Imagine if we could do all of the following phases in parallel:

- **O** Update the state for instruction k,
- **Q** Execute instruction k + 1
- Solution k + 2
- Fetch instruction k + 3

This is called *pipelining*. It would allow much better utilization of the hardware and speed up the execution of our programs substantially!

We don't use exactly those phases, but something similar.

irmovq	\$1, % rax	#I1	
irmovq	\$2,%rbx	#I2	
irmovq	\$3,%rcx	#I3	
irmovq	\$4,%rdx	#I4	
halt		# T 5	

Looking Ahead: The Pipeline Ideal

1

F

Where We're Headed



Overview

Y86 Instruction Set

How do we build a digital computer?

- Hardware building blocks: digital logic primitives.
- Instruction set architecture: what HW must implement.

Principled approach

- Hardware designed to implement one instruction at a time, and connect to the next instruction.
- Decompose each instruction into a series of steps.
- Expect that many steps will be common to many instructions.

Extend design from there

- Overlap execution of multiple instructions (pipelining).
- Parallel execution of many instructions.

CS429 Slideset 12: 5

Byte	0		1		2	3	4	5	6	7	8	9
halt	0	0										
nop	1	0										
cmovXX rA,rB	2	fn	rA	rВ								
irmovq V,rB	3	0	F	rВ					V			
rmmovq rA,D(rB)	4	0	rA	rA rB D								
mrmovq D(rB),rA	5	0	rA	rВ					D			
OPq rA,rB	6	fn	rA	rВ								
jXX Dest	7	fn						Dest				
call Dest	8	0		Dest								
ret	9	0										
pushq rA	Α	0	rA	F								
popq rA	В	0	rA	F								

CS429 Slideset 12: 6

Combinational Logic

Building Blocks

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control

Storage Elements

- Store bits
- Implement addressable memories
- Non-addressable registers
- Loaded only as clock rises.



State

• Program counter register (PC)

SEQ Hardware Structure

- Condition code register (CC)
- Register file
- Memories: access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter



The Basic Idea

SEQ Stages

Break instruction execution into a series of common stages so that (eventually) multiple instructions can be processed concurrently.

Pros:

- Microcoding gives greater instruction granularity.
- May be able to use hardware more efficiently.
- Provides greater instruction throughput.

Challenges:

- Requires very careful ISA design.
- Assumes commonality among instruction types.
- Data and control hazards may inhibit pipelining.

Fetch: Read instruction from instruction memory.

Decode: Read program registers

Execute: Compute value or address

Memory: Read or write back data.

Write Back: Write program registers.

PC: Update the program counter.



CS429 Slideset 12: 9 Datapath

SEQ Stages

This is one possible decomposition of the instruction flow into stages. Each stage can be considered a "subroutine" in the Fetch / Decode / Execute cycle.

- Fetch: Read instruction from instruction memory.
- Decode: Read program registers
- Execute: Compute value or address
- Memory: Read or write back data.
- Write Back: Write program registers.
- **PC**: Update the program counter.

Pipelining works best if *every* instruction can be decomposed into these same stages. Which do you think is probably the slowest stage?

Fetch

Computed Values

icode	Instruction code		
ifun	Function code		
rA	Inst. register A		
rB	Inst. register B		
valC	Instruction constant		
valP	Incremented PC		

Execute

valE	ALU result
Bch	Branch flag

CS429 Slideset 12: 10 Datapath I

Decode

srcA	Register ID A
srcB	Register ID B
dstE	Dest. register E
dstM	Dest. register M
valA	Register value A
valB	Register value B

Memory

valM Value from memory

General Instruction Format

• Instruction byte: icode:ifun

• (Optional) register byte: rA:rB

• (Optional) constant word: valC

ic fn rA rB

This is the general form of a Y86 arithmetic/logical operation.

OPq rA,rB



What happens at each stage?

- Fetch: Read instruction from instruction memory.
- **Decode**: Read program registers
- Execute: Compute value or address
- Memory: Read or write back data.
- Write Back: Write program registers.
- **PC**: Update the program counter.

CS429 Slideset 12: 13	Datapath I		CS429 Slideset 12: 14 Data	path I
Executing Arith./Logical Op	erations	Stage Compu	tation: Arith./Logi	cal Ops
OPq rA,rB	ō fn rA rB	Fetch	$\begin{array}{c} \texttt{OPq rA,rB} \\ \hline \texttt{icode:ifun} \leftarrow \texttt{M1[PC]} \\ \texttt{rA:rB} \leftarrow \texttt{M1[PC+1]} \\ \texttt{valP} \leftarrow \texttt{PC+2} \end{array}$	Comment Read instruction byte Read register byte Compute next PC
Fetch: Read 2 bytes.*		Decode	$valA \gets R[rA]$	Read operand A
Decode: Read operands (rA, rB).	Memory: Do nothing. Write back: Update dest.	Execute	$valB \leftarrow R[rB]$ $valE \leftarrow valB OP valA$ Set CC	Read operand B Perform ALU operation Set condition code register
Execute:	register (rB).	Memory		
 Perform the operation with ALU. 	PC Update: Increment PC by 2. Why?	Write back PC Update	$\begin{array}{l} R[rB] \leftarrow valE \\ PC \leftarrow valP \end{array}$	Write back result Update PC
• Set condition codes.		 Formulat 	e instruction execution a	s a sequence of simple steps.
* The system probably reads 10+ by this is a 2 byte instruction.	/tes, not knowing in advance that	• Use the s	same general form for all	instructions.

• Why do this? Microcode?

valC

rmmovq rA,D(rB)

4 0 rA rB D

Fetch: Read 10 bytes.	Memory: Write to memory.
Decode: Read operand regs.	Write back: Do nothing.
Execute: Compute effective address.	PC Update: Increment PC by 10.

	rmmovq rA, D(rB)	Comment
	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	$rA:rB \gets M1[PC{+1}]$	Read register byte
	$valC \gets M8[PC{+2}]$	Read displacement D
	$valP \gets PC{+10}$	Compute next PC
Decode	$valA \gets R[rA]$	Read operand A
	$valB \gets R[rB]$	Read operand B
Execute	$valE \gets valB + valC$	Compute effective address
Memory	$M8[valE] \gets valA$	Write value to memory
Write back		
PC Update	$PC \gets valP$	Update PC

• Use the ALU for address computation.

CS429 Slideset 12	: 17 Datapath I		CS429 Slideset 12: 18 Data	apath I
Executing popq		Stage Compu	itation: popq	
popq rA Fetch: Read 2 bytes. Decode: Read stack pointer. Execute: Increment stack pointer by 8.	 B 0 rA F Memory: Read from old stack pointer. Write back: Update stack pointer. Write result to register. PC Update: Increment PC by 2. 	Fetch Decode Execute Memory Write back PC Update	$\begin{array}{c} popq \ rA \\ \hline icode:ifun \leftarrow M1[PC] \\ rA:rB \leftarrow M1[PC+1] \\ valP \leftarrow PC+2 \\ valA \leftarrow R[\%rsp] \\ valB \leftarrow R[\%rsp] \\ valE \leftarrow valB + 8 \\ valM \leftarrow M8[valA] \\ R[\%rsp] \leftarrow valE \\ R[rA] \leftarrow valM \\ PC \leftarrow valP \\ \end{array}$	Comment Read instruction byte Read register byte Compute next PC Read stack pointer Read stack pointer Increment stack pointer Read from stack. Update stack pointer Write back result Update PC
	PC Update: Increment PC by 2.	• Use the /	ALU to increment stack	pointer.

• Must update two registers: popped value, new stack pointer.

Executing Jumps

Stage Computation: Jumps

jXX Dest

7 fn	Dest	

Fetch:

- Read 9 bytes.
- Increment PC by 9.

Decode: Do nothing.

Execute:

 Determine whether to take branch based on jump condition and condition codes.

Memory: Do nothing.
Write back: Do nothing

PC Update:

- Set PC to Dest if branch is taken.
- Otherwise, increment PC by
- 9.

	jXX Dest	Comment
	$icode:ifun \gets M1[PC]$	Read instruction byte
Fetch	$valC \gets M8[PC{+1}]$	Read destination address
	$valP \gets PC{+9}$	Fall through address
Decode		
Execute	$Bch \leftarrow Cond(CC, ifun)$	Take branch?
Memory		
Write back		
PC Update	$PC \leftarrow Bch ? valC : valP$	Update PC

• Compute both addresses.

• Choose based on setting of condition codes and branch condition.

CS429 Slideset 12: 22

CS429 Slideset 12: 21 Datapath

Executing call

Stage Computation: call

call Dest 8 0 Dest

Fetch:

- Read 9 bytes
- Increment PC by 9

Decode: Read stack pointer.

Execute: Decrement stack pointer by 8.

Memory:

• Write incremented PC (return address) to new value of stack pointer.

Write back: Update stack pointer.

PC Update: Set PC to Dest

	call Dest	Comment
	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	$valC \gets M8[PC{+1}]$	Read destination address
	$valP \gets PC{+9}$	Compute return addr.
Decode	$valB \gets R[\texttt{%rsp}]$	Read stack pointer
Execute	$valE \gets valB + -8$	Decrement stack pointer
Memory	$M8[valE] \leftarrow valP$	Write return value on stack.
Write back	$R[\texttt{%rsp}] \gets valE$	Update stack pointer
PC Update	$PC \gets valC$	Set PC to destination.

• Use the ALU to decrement stack pointer.

• Store incremented PC.

ret



Memory:

Fetch: Read 1 byte

Decode: Read stack pointer.

Execute: Increment stack pointer by 8.

• Read return address from old stack pointer.

Write back: Update stack pointer.

PC Update: Set PC to return address.

	ret	Comment
Fetch	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Decode	$valA \gets R[\texttt{%rsp}]$	Read operand stack
	$valB \gets R[\texttt{%rsp}]$	Read operand stack
Execute	$valE \gets valB + 8$	Increment stack pointer
Memory	$valM \gets M8[valA]$	Read return address
Write back	R [%rsp] \leftarrow valE	Update stack pointer
PC Update	$PC \gets valM$	Set PC to return address

- Use the ALU to increment stack pointer.
- Read return address from memory.

CS429 Slideset 12: 25 Da

Computation Steps: ALU Operations

		OPq rA,rB	Comment
	icode,ifun	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	rA,rB	$ra:rB \gets M1[PC{+1}]$	Read register byte
	valC		Read constant word
	valP	$valP \gets PC{+2}$	Compute next PC
Decode	valA,srcA	$valA \gets R[rA]$	Read operand A
	valB,srcA	$valB \gets R[rB]$	Read operand B
Execute	valE	$valE \gets valB \; OP \; valA$	Perform ALU operation
	Cond code	Set CC	Set condition code reg.
Memory	valM		Memory read/write
Write	dstE	$R[rB] \gets valE$	Write back ALU result
back	dstM		Write back memory
PC update	PC	$PC \gets valP$	Update PC

- All instructions follow the same general pattern.
- They differ only in what gets computed each step.

CS429 Slideset 12: 26 Datapath

Computation Steps: Call

		call Dest	Comment
	icode,ifun	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	rA,rB		Read register byte
	valC	$valC \gets M8[PC{+}1]$	Read constant word
	valP	$valP \gets PC{+9}$	Compute next PC
Decode	valA,srcA		Read operand A
	valB,srcA	$valB \gets R[\texttt{%rsp}]$	Read operand B
Execute	valE	$valE \gets valB - 8$	Perform ALU operation
	Cond code		Set condition code reg.
Memory	valM	$M8[valE] \leftarrow valP$	Memory read/write
Write	dstE	$R[\texttt{%rsp}] \gets valE$	Write back ALU result
back	dstM		Write back memory
PC update	PC	$PC \gets valC$	Update PC

- All instructions follow the same general pattern.
- They differ only in what gets computed each step.

Summary

Fetch

		Decode	
icode	Instruction code		
ifun	Function code	srcA	Register ID A
rA	Inst. register A	srcB	Register ID B
rB	Inst. register B	dstE	Dest. register E
valC	Instruction constant	dstM	Dest. register M
valP	Incremented PC	valA	Register value A
		valB	Register value B
Execut	e		
		Memo	ry
valE	ALU result		
Bch	Branch flag	valM	Value from memory

- Sequential instruction execution cycle.
- Instruction mapping to hardware.
- Instruction decoding.

CS429 Slideset 12: 29 Datapath I

CS429 Slideset 12: 30 Datapath I