CS429: Computer Organization and Architecture Datapath I

Dr. Bill Young
Department of Computer Science
University of Texas at Austin


Last updated: March 25, 2019 at 13:29

Where We're Headed

Recall that the most fundamental abstraction for the machine semantics for the x86/Y86 or similar machines is the fetch-decode-execute cycle (the von Neumann architecture).

The machine repeats the following steps forever:

- fetch the next instruction from memory (the PC tells you which is next);
- decode the instruction (in the control unit);
- execute the instruction;
- update the state appropriately;
- go to step 1.



Can We Speed Up the Fetch-Execute Cycle?

Notice that fetching, decoding, executing, updating likely *use* different hardware modules.


Imagine if we could do all of the following phases in parallel:


- \bigcirc Update the state for instruction k,
- 2 Execute instruction k+1
- Objusting Decode instruction k+2
- Fetch instruction k+3

This is called *pipelining*. It would allow much better utilization of the hardware and speed up the execution of our programs substantially!

We don't use exactly those phases, but something similar.

Looking Ahead: The Pipeline Ideal





Overview

How do we build a digital computer?

- Hardware building blocks: digital logic primitives.
- Instruction set architecture: what HW must implement.

Principled approach

- Hardware designed to implement one instruction at a time,
 and connect to the next instruction.
- Decompose each instruction into a series of steps.
- Expect that many steps will be common to many instructions.

Extend design from there

- Overlap execution of multiple instructions (pipelining).
- Parallel execution of many instructions.

Y86 Instruction Set

Byte
halt
nop
cmovXX rA,rB
irmovq V,rB
rmmovq rA,D(rB)
mrmovq D(rB),rA
OPq rA,rB
jXX Dest
call Dest
ret
pushq rA
popq rA

```
0 1 2 3 4 5 6 7 8
   0
   fn
     rA rB
3
      F
                               V
        rΒ
4
   0
     rA
        rΒ
                               D
 5
        rΒ
                               D
   0
     rA
     rA rB
6
   fn
                        Dest
   fn
                        Dest
   0
9
   0
Α
     rΑ
В
     rΑ
```


Building Blocks

Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control

Storage Elements

- Store bits
- Implement addressable memories
- Non-addressable registers
- Loaded only as clock rises.



Clock

В

valB srcB


SEQ Hardware Structure

State

- Program counter register (PC)
- Condition code register (CC)
- Register file
- Memories: access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter



The Basic Idea

Break instruction execution into a series of common stages so that (eventually) multiple instructions can be processed concurrently.

Pros:

- Microcoding gives greater instruction granularity.
- May be able to use hardware more efficiently.
- Provides greater instruction throughput.

Challenges:

- Requires very careful ISA design.
- Assumes commonality among instruction types.
- Data and control hazards may inhibit pipelining.

SEQ Stages

Fetch: Read instruction from instruction memory.

Decode: Read program registers


Execute: Compute value or address

Memory: Read or write back data.

Write Back: Write program

registers.

PC: Update the program counter.



SEQ Stages

This is one possible decomposition of the instruction flow into stages. Each stage can be considered a "subroutine" in the Fetch / Decode / Execute cycle.

- Fetch: Read instruction from instruction memory.
- Decode: Read program registers
- **Execute**: Compute value or address
- Memory: Read or write back data.
- Write Back: Write program registers.
- PC: Update the program counter.

Pipelining works best if *every* instruction can be decomposed into these same stages. Which do you think is probably the slowest stage?

Computed Values

Fetch

icode Instruction code

ifun Function code

rA Inst. register A

rB Inst. register B

valC Instruction constant

valP Incremented PC

Execute

valE ALU result

Bch Branch flag

Decode

srcA Register ID A

srcB Register ID B

dstE Dest. register E

dstM Dest. register M

valA Register value A

valB Register value B

Memory

valM Value from memory

Instruction Decoding

ic fn rA rB valC

General Instruction Format

- Instruction byte: icode:ifun
- Optional) register byte: rA:rB
- Optional) constant word: valC

Executing Arith./Logical Operations

This is the general form of a Y86 arithmetic/logical operation.

What happens at each stage?

- Fetch: Read instruction from instruction memory.
- Decode: Read program registers
- Execute: Compute value or address
- Memory: Read or write back data.
- Write Back: Write program registers.
- PC: Update the program counter.

Executing Arith./Logical Operations

OPq rA,rB

6 fn rA rB

Fetch: Read 2 bytes.*

Decode: Read operands (rA, rB).

Execute:

- Perform the operation with ALU.
- Set condition codes.

Memory: Do nothing.

Write back: Update dest.

register (rB).

PC Update: Increment PC by 2. Why?

*The system probably reads 10+ bytes, not knowing in advance that this is a 2 byte instruction.

Stage Computation: Arith./Logical Ops

	OPq rA,rB	Comment
	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	$rA:rB \leftarrow M1[PC+1]$	Read register byte
	$valP \leftarrow PC+2$	Compute next PC
Decode	$valA \leftarrow R[rA]$	Read operand A
	$valB \leftarrow R[rB]$	Read operand B
Execute	$valE \leftarrow valB OP valA$	Perform ALU operation
	Set CC	Set condition code register
Memory		
Write back	$R[rB] \leftarrow valE$ Write back result	
PC Update	$PC \leftarrow valP$	Update PC

- Formulate instruction execution as a sequence of simple steps.
- Use the same general form for all instructions.
- Why do this? Microcode?

Executing rmmovq

rmmovq rA,D(rB)

4 0 rA rB D

Fetch: Read 10 bytes.

Decode: Read operand regs.

Execute: Compute effective

address.

Memory: Write to memory.

Write back: Do nothing.

PC Update: Increment PC by

10.

Stage Computation: rmmovq

	rmmovq rA, D(rB)	Comment
	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	$rA:rB \leftarrow M1[PC+1]$	Read register byte
	$valC \leftarrow M8[PC+2]$	Read displacement D
	$vaIP \leftarrow PC{+}10$	Compute next PC
Decode	$valA \leftarrow R[rA]$	Read operand A
	$valB \leftarrow R[rB]$	Read operand B
Execute	$valE \leftarrow valB + valC$	Compute effective address
Memory	$M8[valE] \leftarrow valA$	Write value to memory
Write back		
PC Update	PC ← valP	Update PC

Use the ALU for address computation.

Executing popq

popq rA

B 0 rA F

Fetch: Read 2 bytes.

Decode: Read stack pointer.

Execute: Increment stack

pointer by 8.

Memory: Read from old stack pointer.

Write back:

- Update stack pointer.
- Write result to register.

PC Update: Increment PC by 2.

Stage Computation: popq

	popq rA	Comment	
	$icode:ifun \leftarrow M1[PC]$	Read instruction byte	
Fetch	$rA:rB \leftarrow M1[PC+1]$	Read register byte	
	$valP \leftarrow PC+2$	Compute next PC	
Decode	$valA \leftarrow R[\texttt{\%rsp}]$	Read stack pointer	
	$valB \leftarrow R[\texttt{\%rsp}]$	Read stack pointer	
Execute	$valE \leftarrow valB + 8$	Increment stack pointer	
Memory	$valM \leftarrow M8[valA]$	Read from stack.	
Write back	$R[%rsp] \leftarrow valE$	Update stack pointer	
	$R[rA] \leftarrow valM$	Write back result	
PC Update	PC ← valP	Update PC	

- Use the ALU to increment stack pointer.
- Must update two registers: popped value, new stack pointer.

Executing Jumps

jXX Dest

7 fn Dest

Fetch:

- Read 9 bytes.
- Increment PC by 9.

Decode: Do nothing.

Execute:

 Determine whether to take branch based on jump condition and condition codes. **Memory:** Do nothing.

Write back: Do nothing.

PC Update:

- Set PC to Dest if branch is taken.
- Otherwise, increment PC by9.

Stage Computation: Jumps

	jXX Dest	Comment	
	icode:ifun ← M1[PC]	Read instruction byte	
Fetch	$valC \leftarrow M8[PC{+}1]$	Read destination address	
	$valP \leftarrow PC+9$	Fall through address	
Decode			
Execute	$Bch \leftarrow Cond(CC, ifun)$	Take branch?	
Memory			
Write back			
PC Update	$PC \leftarrow Bch ? valC : valP$	Update PC	

- Compute both addresses.
- Choose based on setting of condition codes and branch condition.

Executing call

call Dest 8 0 Dest

Fetch:

- Read 9 bytes
- Increment PC by 9

Decode: Read stack pointer.

Execute: Decrement stack

pointer by 8.

Memory:

 Write incremented PC (return address) to new value of stack pointer.

Write back: Update stack pointer.

PC Update: Set PC to Dest

Stage Computation: call

	call Dest	Comment	
	$icode:ifun \leftarrow M1[PC]$	Read instruction byte	
Fetch	$valC \leftarrow M8[PC{+}1]$	Read destination address	
	$valP \leftarrow PC+9$	Compute return addr.	
Decode	$valB \leftarrow R[\texttt{\%rsp}]$	Read stack pointer	
Execute	$valE \leftarrow valB + -8$	Decrement stack pointer	
Memory	$M8[valE] \leftarrow valP$	Write return value on stack.	
Write back	$R[%rsp] \leftarrow valE$	Update stack pointer	
PC Update	$PC \leftarrow valC$	Set PC to destination.	

- Use the ALU to decrement stack pointer.
- Store incremented PC.

Executing ret

ret

9 0

Fetch: Read 1 byte

Decode: Read stack pointer.

Execute: Increment stack

pointer by 8.

Memory:

 Read return address from old stack pointer.

Write back: Update stack pointer.

PC Update: Set PC to return address.

Stage Computation: ret

	ret	Comment
Fetch	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Decode	$valA \leftarrow R[\texttt{\%rsp}]$	Read operand stack
	$valB \leftarrow R[\texttt{\%rsp}]$	Read operand stack
Execute	$valE \leftarrow valB + 8$	Increment stack pointer
Memory	valM ← M8[valA]	Read return address
Write back	$R[%rsp] \leftarrow valE$	Update stack pointer
PC Update	PC ← valM	Set PC to return address

- Use the ALU to increment stack pointer.
- Read return address from memory.

Computation Steps: ALU Operations

		OPq rA,rB	Comment
	icode,ifun	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	rA,rB	$ra:rB \leftarrow M1[PC{+1}]$	Read register byte
	valC		Read constant word
	valP	$valP \leftarrow PC{+}2$	Compute next PC
Decode	valA,srcA	$valA \leftarrow R[rA]$	Read operand A
	valB,srcA	$valB \leftarrow R[rB]$	Read operand B
Execute	valE	$valE \leftarrow valB \; OP \; valA$	Perform ALU operation
	Cond code	Set CC	Set condition code reg.
Memory	valM		Memory read/write
Write	dstE	$R[rB] \leftarrow valE$	Write back ALU result
back	dstM		Write back memory
PC update	PC	$PC \leftarrow valP$	Update PC

- All instructions follow the same general pattern.
- They differ only in what gets computed each step.

Computation Steps: Call

		call Dest	Comment
	icode,ifun	$icode:ifun \leftarrow M1[PC]$	Read instruction byte
Fetch	rA,rB		Read register byte
	valC	$valC \leftarrow M8[PC{+}1]$	Read constant word
	valP	valP ← PC+9	Compute next PC
Decode	valA,srcA		Read operand A
	valB,srcA	$valB \leftarrow R[\texttt{\%rsp}]$	Read operand B
Execute	valE	valE ← valB - 8	Perform ALU operation
	Cond code		Set condition code reg.
Memory	valM	M8[valE] ← valP	Memory read/write
Write	dstE	$R[\%rsp] \leftarrow valE$	Write back ALU result
back	dstM		Write back memory
PC update	PC	$PC \leftarrow valC$	Update PC

- All instructions follow the same general pattern.
- They differ only in what gets computed each step.

Computed Values

Fetch

icode Instruction code

ifun Function code

rA Inst. register A

rB Inst. register B

valC Instruction constant

valP Incremented PC

Execute

valE ALU result

Bch Branch flag

Decode

srcA Register ID A

srcB Register ID B

dstE Dest. register E

dstM Dest. register M

valA Register value A

valB Register value B

Memory

valM Value from memory

Summary

- Sequential instruction execution cycle.
- Instruction mapping to hardware.
- Instruction decoding.