

CS429: Computer Organization and Architecture

Datapath II

Dr. Bill Young
 Department of Computer Science
 University of Texas at Austin

Last updated: July 11, 2019 at 09:09

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
cmoveXX rA,rB	2	fn	rA	rB						
irmovq V,rB	3	0	F	rB						V
rmmovq rA,D(rB)	4	0	rA	rB						D
mrmovq D(rB),rA	5	0	rA	rB						D
OPq rA,rB	6	fn	rA	rB						
jXX Dest	7	fn								Dest
call Dest	8	0								Dest
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

CS429 Slideset 13: 1

Datapath II

CS429 Slideset 13: 2

Datapath II

SEQ Stages

Fetch: Read instruction from instruction memory.


Decode: Read program registers

Execute: Compute value or address

Memory: Read or write back data.

Write Back: Write program registers.


PC: Update the program counter.



Fetch Logic

Predefined Blocks

- **PC:** Register containing the PC.
- **Instruction memory:** Read 10 bytes (PC to PC+9).
- **Split:** Divide instruction byte into icode and ifun.
- **Align:** Get fields for rA, rB, and valC.



CS429 Slideset 13: 3


Datapath II

CS429 Slideset 13: 4

Datapath II

Control Logic

- **Instr. Valid:** Is this instruction valid?
- **Needs regids:** Does this instruction have a register byte?
- **Need valC:** Does this instruction have a constant word?



We can define how the various signals are computed using our HCL language:

```
bool instr_valid = icode in
{ INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, IMRMMOVQ,
IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ };
```

```
bool need_regids =
icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,
IIRMOVQ, IRMMOVQ, IMRMMOVQ };
```


Decode Logic

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 0xF (no access)

Control Logic

- srA, srB: read port addresses
- dstA, dstB: write port addresses



Note that wires in the implementation have different semantics depending on the operation.

Source A

Where is register A coming from?

Decode	<code>OPq rA,rB</code>	
	<code>valA ← R[rA]</code>	Read operand A
Decode	<code>rmmovq rA,D(rB)</code>	
	<code>valA ← R[rA]</code>	Read operand A
Decode	<code>popq rA</code>	
	<code>valA ← R[%rsp]</code>	Read stack pointer
Decode	<code>jXX Dest</code>	
		No operand
Decode	<code>call Dest</code>	
		No operand
Decode	<code>ret</code>	
	<code>valA ← R[%rsp]</code>	Read stack pointer

```
int srcA = [
icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ }: rA;
icode in { IPOPQ, IRET }: RESP;
1: RNONE # Don't need register
];
```


Execute Logic

Units

- ALU: Implements the 4 required functions, and generates condition code values.
 - CC: Register with 3 condition code bits.
 - bcond: computes branch flag.

Control Logic

- Set CC: should condition code register be loaded?
 - ALU A: Input A to ALU
 - ALU B: Input B to ALU
 - ALU fun: What function should ALU compute?



CS429 Slideset 13: 9

Datapath I

CS429 Slideset 13: 10

Datapath I

ALU Operation

What function should the ALU perform?

	OPq rA,rB	
Execute	$\text{valE} \leftarrow \text{valB OP valA}$	Perform ALU operation (op)
	rmmovq rA,D(rB)	
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Compute effective address (add)
	popq rA	
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer (add)
	jXX Dest	
Execute		No operation
	call Dest	
Execute	$\text{valE} \leftarrow \text{valB} + -8$	Decrement stack pointer (add)
	ret	
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer (add)

```
int alufun = [
    icode == IOPQ: ifun;
    1: ALUADD;
];
```

ALU A Input

What is feeding the A input to the ALU?

	OPq rA,rB	
Execute	$\text{valE} \leftarrow \text{valB OP valA}$	Perform ALU operation
	rmmovq rA,D(rB)	
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Compute effective address
	popq rA	
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer
	jXX Dest	
Execute		No operation
	call Dest	
Execute	$\text{valE} \leftarrow \text{valB} + -8$	Decrement stack pointer
	ret	
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer

```
int alua = [
    icode in { IRMMOVQ, IOPHQ }: valA;
    icode in { IIRMMOVQ, IRMMOVQ, IMRMMOVQ }: valC;
    icode in { ICALL, IPUSHQ }: -8;
    icode in { IRET, IPOPQ }: 8;
    # Other instructions don't need an ALU
];
```

CS429 Slideset 13: 10


Datapath I

Memory Logic

- Reads or writes memory word.

Control Logic

- Mem. read: should word be read?
 - Mem. write: should word be written?
 - Mem. addr.: select address
 - Mem. data: select data



CS429 Slideset 13: 11

Datapath I

CS429 Slideset 13: 12

Datapath I

Memory Address

What memory address is stored / loaded?

<code>OPq rA,rB</code>	No operation
Memory	
<code>rmmovq rA,D(rB)</code>	Write value to memory
Memory	$M8[valE] \leftarrow valA$
<code>popq rA</code>	Read from stack
Memory	$valM \leftarrow M8[valA]$
<code>jXX Dest</code>	No operation
Memory	
<code>call Dest</code>	Write return value on stack
Memory	$M8[valE] \leftarrow valP$
<code>ret</code>	Increment stack pointer
Memory	$valM \leftarrow M8[valA]$

```
int mem_addr = [
    icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ }: valE;
    icode in { IPOPQ, IRET }: valA;
    # Other instructions don't need address
];
```

Memory Read

For what instructions is memory read?

<code>OPq rA,rB</code>	No operation
Memory	
<code>rmmovq rA,D(rB)</code>	Write value to memory
Memory	$M8[valE] \leftarrow valA$
<code>popq rA</code>	Read from stack
Memory	$valM \leftarrow M8[valA]$
<code>jXX Dest</code>	No operation
Memory	
<code>call Dest</code>	Write return value on stack
Memory	$M8[valE] \leftarrow valP$
<code>ret</code>	Increment stack pointer
Memory	$valM \leftarrow M8[valA]$

```
bool mem_read = icode in { IMRMOVQ, IPOPQ, IRET };
```


CS429 Slideset 13: 13 Datapath II

CS429 Slideset 13: 14 Datapath II

Write Back Logic

Notice for Write-back, there is no explicit hardware here.

That's because the location for writing back was determined at the decode stage. At this stage we have simply computed the values to write-back into the register file!



Destination E

Where to store the value computed by the ALU?

<code>OPq rA,rB</code>	Write back result
Write-back	$R[rB] \leftarrow valE$
<code>rmmovq rA,D(rB)</code>	None
Write-back	$R[%rsp] \leftarrow valE$
<code>popq rA</code>	Update stack pointer
Write-back	$R[%rsp] \leftarrow valE$
<code>jXX Dest</code>	None
Write-back	$R[%rsp] \leftarrow valE$
<code>call Dest</code>	Update stack pointer
Write-back	$R[%rsp] \leftarrow valE$
<code>ret</code>	Update stack pointer

```
int dstE = [
    icode in { IRRMOVQ, IIRMOVQ, IOPQ }: rB;
    icode in { IPUSHQ, IPOPQ, ICALL, IRET }: RESP;
    1: RNONE                                # Don't need register
];
```

CS429 Slideset 13: 15 Datapath II

CS429 Slideset 13: 16 Datapath II

What is the new value of the PC?

OPq rA,rB	PC update	PC \leftarrow valP	Update PC (by 2)
rmmovq rA,D(rB)	PC update	PC \leftarrow valP	Update PC (by 10)
popq rA	PC update	PC \leftarrow valP	Update PC (by 2)
jXX Dest	PC update	PC \leftarrow Bch ? valC : valP	Update PC (to what?)
call Dest	PC update	PC \leftarrow valC	Set PC to destination
ret	PC update	PC \leftarrow valM	Set PC to return address


```
int new_pc = [
    icode == ICALL: valC;
    icode == IJXX && Bch: ValC;
    icode == IRET: valM;
    1: valP;
];
```

New PC


Select next value of PC.

Depends on:

- icode: current instruction
- Bch: result of branch logic
- valC: constant from instruction word
- valM: value from memory (stack)
- valP: predicted value from fetch



SEQ Operation



State: All updated as the clock rises.

- PC register
- Condition Code register
- Register file



Combinational Logic

- ALU
- Control logic


Sequential Logic

- Instruction memory
- Register file
- Data memory


SEQ Operation 2



- state is set according to first irmovq instruction
- combinational logic is starting to react to state changes




Cycle 1:	0x000:	irmovq \$0x100,%rbx	# %rbx <-- 0x100
Cycle 2:	0x006:	irmovq \$0x200,%rdx	# %rdx <-- 0x200
Cycle 3:	0x00c:	addq %rdx,%rbx	# %rbx <-- 0x300, CC <-- 000
Cycle 4:	0x00e:	je dest	# Not taken




CS429 Slideset 13: 21

Datapath II

- state is set according to second irmovq instruction
- combinational logic generates results for addq instruction




Cycle 1:	0x000:	irmovq \$0x100,%rbx	# %rbx <-- 0x100
Cycle 2:	0x006:	irmovq \$0x200,%rdx	# %rdx <-- 0x200
Cycle 3:	0x00c:	addq %rdx,%rbx	# %rbx <-- 0x300, CC <-- 000
Cycle 4:	0x00e:	je dest	# Not taken




CS429 Slideset 13: 22

Datapath II

- state is set according to addq instruction
- combinational logic starting to react to state changes



Cycle 1:	0x000:	irmovq \$0x100,%rbx	# %rbx <-- 0x100
Cycle 2:	0x006:	irmovq \$0x200,%rdx	# %rdx <-- 0x200
Cycle 3:	0x00c:	addq %rdx,%rbx	# %rbx <-- 0x300, CC <-- 000
Cycle 4:	0x00e:	je dest	# Not taken



- state is set according to addq instruction
- combinational logic generates results for je instruction

Implementation

- Express every instruction as a series of simple steps.
- Follow same general flow for each instruction type.
- Assemble registers, memories, predesigned combinational blocks.
- Connect with control logic.

Limitations

- Too slow to be practical. *What is the slowest stage?*
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory.
- Would need to run the clock very slowly.
- Hardware units are only active for a fraction of the clock cycle.

CS429 Slideset 13: 23

Datapath II

CS429 Slideset 13: 24

Datapath II

Where We're Headed: Pipelining

