CS429: Computer Organization and Architecture Instruction Set Architecture


> Dr. Bill Young Department of Computer Science University of Texas at Austin


Last updated: October 2, 2019 at 18:05

- Intro to Assembly language
- Programmer visible state
- Y86 Rudiments
- RISC vs. CISC architectures

CS429 Slideset 6: 1 Instruction Set Architecture CS429 Slideset 6: 2 Instruction Set Architecture

### Instruction Set Architecture





#### Assembly Language View

- Processor state: registers, memory, etc.
- Instructions and how instructions are encoded

#### Layer of Abstraction

- Above: how to program machine, processor executes instructions sequentially
- Below: What needs to be built
  - Use variety of tricks to make it run faster
  - E.g., execute multiple instructions simultaneously

### Why Y86?

The Y86 is a "toy" machine that is similar to the x86 but *much simpler*. It is a gentler introduction to assembly level programming than the x86.

- just a few instructions as opposed to hundreds for the x86;
- fewer addressing modes;
- simpler system state;
- absolute addressing.

Everything you learn about the Y86 will apply to the x86 with very little modification. But the main reason we're bothering with the Y86 is because we'll be explaining pipelining in that context.



#### Fetch / Decode / Execute Cycle

The most fundamental abstraction for the machine semantics for the x86/Y86 or similar machines is the *fetch-decode-execute* cycle. This is also called the von Neumann architecture.

#### The machine repeats the following steps forever:

- fetch the next instruction from memory (the PC tells you which is next);
- Q decode the instruction (in the control unit);
- execute the instruction. updating the state appropriately;
- go to step 1.


control unit arithmetic / logic unit execute decode RAM (store) fetch

CS429 Slideset 6: 5	Instruction Set Architecture	CS429 Slideset 6: 6	Instruction Set Architecture
786 Processor State		Y86 Instructions	

### Y86 Processor State

programming system.

has on the machine state.



There are various means of giving a *semantics* or meaning to a

Probably the most sensible for an assembly (or machine) language

is an operational semantics, also known as an interpreter semantics.

That is, we explain the semantics of each possible operation in the

language by explaining the effect that execution of the operation

- Program registers: almost the same as x86-64, each 64-bits
- Condition flags: 1-bit flags set by arithmetic and logical operations. OF: Overflow, ZF: Zero, SF: Negative
- Program counter: indicates address of instruction
- Memory
  - Byte-addressable storage array
  - Words stored in little-endian byte order
- Status code: (status can be AOK, HLT, INS, ADR) to indicate state of program execution.

We're actually describing two languages: the assembly language and the machine language. There is nearly a 1-1 correspondence between them.

#### Machine Language Instructions

- 1-10 bytes of information read from memory
  - Can determine instruction length from first byte
  - Not as many instruction types and simpler encoding than x86-64
- Each instruction accesses and modifies some part(s) of the program state.

Byte	0		1		2	3	4	5	6	7	8	9
halt	0	0										
nop	1	0										
cmovXX rA,rB	2	fn	rA	rВ								
irmovq V,rB	3	0	F	rВ					V			
rmmovq rA,D(rB)	4	0	rA	rВ					D			
mrmovq D(rB),rA	5	0	rA	rВ					D			
OPq rA,rB	6	fn	rA	rВ								
jXX Dest	7	fn						Dest				
call Dest	8	0						Dest				
ret	9	0										
pushq rA	Α	0	rA	F								
popq rA	В	0	rA	F								

Suppose we have the following simple C program in file code.c.

```
int sumInts(long int n)
{
    /* Add the integers from 1..n. */
    long int i;
    long int sum = 0;
    for ( i = 1; i <= n; i++ ) {
        sum += i;
    }
    return sum;
}</pre>
```

We used long int to force usage of the 64-bit registers. You can generate assembly using the following command:

> gcc -0 -S code.c

CS429 Slideset 6: 9

CS429 Slideset 6: 10 Instruction Set Architecture

### Y86 Assembly Example

This is a hand translation into Y86 assembler:

<pre>andq %rdi, %rdi  # test %rdi = n jle .L4  # if &lt;= 0, done irmovq \$1, %rcx  # constant 1 irmovq \$0, %rax  # sum = 0 irmovq \$1, %rdx  # i = 1 .L3: .L3: .L3: .L3: .L3: .L3: .L3: .L3:</pre>	sumInts:				
<pre>irmovq \$1, %rcx  # constant 1 irmovq \$0, %rax  # sum = 0 irmovq \$1, %rdx  # i = 1 .L3:</pre>	a	andq	%rdi, %rdi	#	test %rdi = n
<pre>irmovq \$0, %rax</pre>	j	le	.L4	#	if <= 0, done
<pre>irmovq \$1, %rdx  # i = 1 .L3:</pre>	i	rmovq	\$1, %rcx	#	constant 1
.L3: rrmovq %rdi, %rsi  # temp = n addq %rdx, %rax  # sum + = i addq %rcx, %rdx  # i += 1	i	rmovq	\$0, %rax	#	sum = 0
rrmovq %rdi, %rsi	i	rmovq	\$1, %rdx	#	i = 1
addq %rdx, %rax	.L3:				
addq %rcx, %rdx	r	rmovq	%rdi, %rsi	#	temp = n
-	а	addq	%rdx, %rax	#	sum + = i
suba <sup>y</sup> rdy <sup>y</sup> rsi <sup>#</sup> temp -= i	а	addq	%rcx, %rdx	#	i += 1
$\mu$ subq $\mu$ and $\mu$	s	subq	%rdx, %rsi	#	temp -= i
jge .L3 # if >= 0, goto L3	j	ge	.L3	#	if >= 0, goto L3
ret # else return sum	r	ret		#	<mark>else</mark> return sum
.L4:	.L4:				
irmovq \$0, %rax  # done ret		-	\$0, %rax	#	done

How does it get the argument? How does it return the value?

### x86 Assembly Example

	.file	"code.c"
	.te×t	
	.globl	sumInts
	.type	sumInts, @function
sumInts		
.LFB0:		
	.cfi_sta	artproc
		%rdi, %rdi
	ile	
	movq	\$0, %rax
	movq	\$1, %rd×
.L3:	-	
	addq	%rd×, %ra×
		\$1, %rd×
		%rd×, %rdi
	jge	.L3
	ret	
.L4:		
	movq	\$0, %rax
	ret	
	.cfi_enc	lproc
.LFE0:		
	.size	sumInts,sumInts
	.ident	"GCC: (Ubuntu 4.8.4-2ubuntu1~14.04) 4.8.4"
		CS429 Slideset 6: 11 Instruction Set Architecture

### Encoding Registers

## Y86 Instruction Set (2)

Each register has an associated 4-bit ID:

%rax	0	%r8	8
%rcx	1	%r9	9
%rdx	2	%r10	Α
%rbx	3	%r11	В
%rsp	4	%r12	С
%rbp	5	%r13	D
%rsi	6	%r14	E
%rdi	7	no reg	F

Almost the same encoding as in x86-64.

Most of these registers are general purpose; %rsp has special functionality.

cmovXX rA,rB

2 fn rA rB

#### Encompasses:

rrmovq rA,rB
cmovle rA,rB
cmovl rA,rB
cmove rA,rB
cmovne rA,rB
cmovge rA,rB
cmovg rA,rB

move from register to register move if less or equal move if less move if equal move if not equal move if greater or equal move if greater

CS429 Slideset 6: 13 Instruction Set Architecture	CS429 Slideset 6: 14 Instruction Set Architecture
Y86 Instruction Set (3)	Y86 Instruction Set (4)
OPq rA, rB 6 fn rA rB	jXX Dest 7 fn Dest
Encompasses:addq rA,rB6subq rA,rB661subtractandq rA,rB662andxorq rA,rB663exclusive or	Encompasses:jmp Dest70unconditional jumpjle Dest71jump if less or equaljl Dest72jump if lessje Dest73jump if equaljne Dest74jump if not equaljge Dest75jump if greater or equaljg Dest76jump if greater

#### Simple Addressing Modes

- Immediate: value irmovg \$0xab, %rbx
- **Register:** Reg[R] rrmovq %rcx, %rbx
- Normal (R): Mem[Reg[R]]
  - Register R specifies memory address.
  - This is often called *indirect* addressing.

mrmovq (%rcx), %rax

- **Displacement D(R):** Mem[Reg[R]+D]
  - Register R specifies start of memory region.
  - Constant displacement D specifies offset

mrmovq 8(%rcb),%rdx


Conventions

CS429 Slideset 6: 17

### Conventions

It's important to understand how individual operations update the system state. But that's not enough!

Much of the way the Y86/x86 operates is based on a a set of programming conventions. Without them, you won't understand how programs work, what the compiler generates, or how your code can interact with code written by others.



#### CS429 Slideset 6: 18

### Sample Program

The following are conventions necessary to make programs interact:

- How do you pass arguments to a procedure?
- Where are variables (local, global, static) created?
- How does a procedure return a value?
- How do procedures preserve the state/data of the caller?

Some of these (e.g., the direction the stack grows) are reflected in specific machine operations; others are purely conventions.

Let's write a fragment of Y86 assembly code. Our program swaps the 8-byte values starting in memory locations 0x0100 (value A) and 0x0200 (value B).

start:	
xorq	%rax, %rax
mrmovq	0x100(%rax), %rbx
mrmovq	0x200(%rax), %rcx
rmmovq	%rcx, 0x100(%rax)
rmmovq	%rbx, 0x200(%rax)
halt	

Reg.	Use	
%rax	0	
%rbx	А	
%rcx	В	

It's usually a good idea to have a table like this to keep track of the use of registers.

### Sample Program: Machine Code

. .

#### A Peek Ahead: Argument Passing

%rdi

%rsi

%rdx %rcx

%r8

%r9

**Registers: First 6 arguments** 

1.

2.

3.

4.

5. 6.

This convention is for GNU/Linux; Windows is different. Mnemonic to recall order: "Diane's silk dress cost

%rax

Now, we generate the machine code for our sample program.
Assume that it is stored in memory starting at location $0 \times 030$ . I
did this by hand, so check for errors!

. .

0x030: 6300 # xorq %rax, %rax	
0x032: 503000010000000000  # mrmovq 0x100(%rax), %rbx	
0x03c: 501000020000000000  # mrmovq 0x200(%rax), %rcx	
0x046: 401000010000000000  # rmmovq %rcx, 0x100(%rax)	
0x050: 403000020000000000  # rmmovq %rbx, 0x200(%rax)	
0×05a: 00	

Reg.	Use
%rax	0
%rbx	A
%rcx	В

# Stack: arguments 7+

Arg n	
Arg 8	
Arg 7	$\leftarrow \texttt{%rsp}$


Push in reverse order. Only allocate stack space when needed.



\$89."

Return value

#### **Addition Instruction**



- Add value in register rA to that in register rB.
  - Store result in register rB
  - Note that Y86 only allows addition to be applied to register data.
- E.g., addq %rax, %rsi is encoded as: 60 06. Why?
- Set condition codes based on the result.
- Two byte encoding:
  - First indicates instruction type.
  - Second gives source and destination registers.

#### What effects does addg have on the state?



You completely characterize an operation by saying how it changes the state.

What effects does addq %rsi, %rdi have on the state?

### Effects on the State

You completely characterize an operation by saying how it changes the state.

- What effects does addq %rsi, %rdi have on the state?
  - Set contents of %rdi to the sum of the current contents of %rsi and %rdi.
  - Set condition codes based on the result of the sum.
    - OF: set (i.e., is 1) iff the result causes an overflow
    - ZF: set iff the result is zero
    - $\bullet~$  SF: set iff the result is negative
  - Increment the program counter by 2. Why 2?

There is no effect on the memory or status flag.

#### Add

addq rA, rB 0 0 rA rB
-----------------------

Subtract (rA from	n rB	)		
subq rA, rB	6	1	rA	rВ

And		

andq rA, rB	6	2	rA	rВ
-------------	---	---	----	----

Exclusive Or				
xorq rA, rB	6	3	rA	rВ


- Refer to generically as "OPq"
- Encodings differ only by "function code": lower-order 4-bits in first instruction byte.
- Set condition codes as side effect.

CS429 Slideset 6: 25 Instruction Set Archite	iecture	CS429 Slideset 6: 26 Instruction Set Archit	ecture
Move Operations	Move Instruction	Examples	
Register to Registerrrmovq rA, rB20rArB			
Immediate to Register	×86-64	Y86	Y86 Encoding
irmovq V, rB 3 0 F rB V	movq \$0xabcd, %rdx	irmovq \$0xabcd, %rdx	30 F2 cd ab 00 00 00 00 00 0
	movq %rsp, %rbx	rrmovq %rsp, %rbx	20 43
Register to Memory	movq -12(%rbp), %rcx	mrmovq -12(%rbp), %rcx	50 15 f4 ff ff ff ff ff ff ff
rmmovq rA, D(rB) 4 0 rA rB D	movq %rsi, 0x41c(%rsp) movq %0xabcd, (%rax)	rmmovq %rsi, 0x41c(%rsp)	40 64 1c 04 00 00 00 00 00 00 0
	movq %rax, 12(%rax, %rd		
Memory to Register	movq (%rbp, %rdx, 4), %	rcx none	
mrmovq D(rB), rA   5   0   rA   rB   D			
<ul> <li>Similar to the x86-64 movq instruction.</li> <li>Similar format for memory addresses.</li> <li>Slightly different names to distinguish them.</li> </ul>	of certain addressin	al move instructions to comp g modes.	pensate for the lack

### Conditional Move Instructions

### Conditional Move Instructions

Move Unconditionally



#### Example of CMOV

### Jump Instructions

Suppose you want to compile the following C code:

```
long min (long x, long y) {
   if (x <= y)
      return x;
   else
      return y;
}</pre>
```

The following is one potential implementation of this. Notice that there are no jumps.

min:		
rrmovq %rdi,	%rax #	ans < x
rrmovq %rdi,	%r8 #	temp < x
subq %rsi,	%r8 #	if (temp - y) > 0
cmovg %rsi,	%rax #	ans < y
ret	#	return ans

Jump	(conditionally)
------	-----------------

iXX Dest 7 fn Dest				
	jXX Dest	7	fn	Dest

- Refer to generically as "jXX"
- Encodings differ only by function code fn
- Based on values of condition codes
- Same as x86-64 counterparts
- Encode full destination address (unlike PC-relative addressing in x86-64)

### Jump Example

Jump Uncondition	onally		
jmp Dest	7 0	Dest	
Jump when less	or equal		Suppose you want to count the number of elements in a null
jle Dest	7 1	Dest	terminated list A with starting address in %rdi.
Jump when less			len:
jl Dest	7 2	Dest	irmovq \$0, %rax # result = 0
Jump when equa	al		mrmovq (%rdi), %rdx # val = *A andq %rdx, %rdx # Test val
je Dest	7 3	Dest	je Done # If O, goto # Done
Jump when not	equal		Loop:
jne Dest	7 4	Dest	Done:
Jump when grea	ater or equal		ret
jge Dest	7 5	Dest	
Jump when grea	ater		
jg Dest	7 6	Dest	
	CS429 Slideset 6: 33	Instruction Set Architecture	CS429 Slideset 6: 34 Instruction Set Architecture

### Y86 Program Stack

	Stack "bottom'	,
t		
Increasing		
Addresses	•	
	•	
		← %rsp
	Stack "top"	

- Region of memory holding program data.
- Used in Y86 (and x86-64) for supporting procedure calls.
- Stack top is indicated by %rsp , address of top stack element.
- Stack grows toward lower addresses.
  - Top element is at lowest address in the stack.
  - When pushing, must first decrement stack pointer.
  - When popping, increment stack pointer.

#### Push

**Stack Operations** 

pushq rA	а	0	rA	F

- Decrement %rsp by 8.
- Store quad word from rA to memory at %rsp .
- Similar to x86-64 pushq operation.

#### Pop

popq rA	b	0	rA	F	
---------	---	---	----	---	--

- Read quad word from memory at %rsp.
- Save in rA.
- Increment %rsp by 8.
- Similar to x86-64 popq operation.

### Subroutine Call and Return

### Miscellaneous Instructions

#### Subroutine call

call Dest	8	0	Dest
-----------	---	---	------

- Push address of next instruction onto stack.
- Start executing instructions at Dest.
- Similar to x86-64 call instruction.

#### Subroutine return

	ret	9	0
--	-----	---	---

- Pop value from stack.
- Use as address for next instruction.
- Similar to x86-64 ret instruction.

Note that call and ret don't implement parameter/return passing. You have to do that in your code.

#### No operation

nop	1	0	

• Don't do anything but advance PC.

#### Halt execution

halt	0	0
------	---	---

- Stop executing instructions; set status to HLT.
- x86-64 has a comparable instruction, but you can't execute it in user mode.
- We will use it to stop the simulator.
- Encoding ensures that program hitting memory initialized to zero will halt.

CS429 Slideset 6: 37	Instruction Set Architecture	CS429 Slideset 6: 38	Instruction Set Architecture

### Status Conditions

Mnemonic	Code	Meaning
AOK	1	Normal operation
HLT	2	Halt inst. encountered
ADR	3	Bad address (instr. or data)
INS	4	Invalid instruction

#### **Desired behavior:**

- If AOK, keep executing
- Otherwise, stop program execution

#### Writing Y86 Code

#### Try to use the C compiler as much as possible.

- Write code in C.
- Compile for x86-64 with gcc -Og -S.
- Transliterate into Y86 code.
- Modern compilers make this more difficult, because they optimize by default.

To understand Y86 (or x86) code, you have to know the meaning of the statement, but also certain *programming conventions*, especially the *stack discipline*.

- How do you pass arguments to a procedure?
- Where are local variables created?
- How does a procedure return a value?
- How do procedures save and restore the state of the caller?

**Coding example:** Find number of elements in a null-terminated list.

long	len(	long	a[]	);			



The answer in this case should be 3.

First try writing typical array code:

```
/* Count elements in null-
   terminated list */
long len( long a[] )
{
    long length;
   for (length = 0; a[
        length]; length++ );
   return length;
}
```

Compile with gcc -Og -S

**Problem:** Hard to do array indexing on Y86, since we don't have scaled addressing modes.

#### x86 Code:

L

3:			
	addq	\$1,	%rax
	$\mathtt{cmpq}$	\$0,	(%rdi,%rax,8)
	jne	L3	

CS429 Slideset 6: 41	Instruction Set Architecture	CS429 Slideset 6: 42

#### Y86-64 Code Generation Example (2)

Second try: Write C code that mimics expected Y86 code.

```
/* Count elements in null-
terminated list */
long len2( long *a )
{
    long ip = (long) a;
    long val = *(long *) ip;
    long len = 0;
    while (val) {
        ip += sizeof(long);
        len++;
        val = *(long *) ip;
    }
    return len;
}
```

Result:
---------

- Compiler generates exact same code as before!
- Compiler converts both versions into the same intermediate form.

### Y86-64 Code Generation Example (3)

len:				
	irmovq	\$1, %r8	#	Constant 1
	irmovq	\$8, %r9	#	Constant 8
	irmovq	\$0, %rax	#	len = 0
	mrmovq	(%rdi), %rdx	#	val = *a
	andq	%rdx, %rdx	#	Test val
	je	Done	#	If O, goto
			#	Done
Loop	:			
	addq	%r8, %rax	#	len++
	addq	%r9, %rdi	#	a++
	mrmovq	(%rdi), %rdx	#	val = *a
	andq	%rdx, %rdx	#	Test val
	jne	Loop	#	If !0, goto
			#	Loop
Done	:			
	ret			

Reg.	Use
%rdi	а
%rax	len
%rdx	val
%r8	1
%r9	8

### Y86 Sample Program Structure

### Y86 Program Structure (2)

init:	# Initialization			
 call Main halt .align 8 Array: 	# Program data	<ul> <li>Program starts at address 0</li> <li>Must set up stack</li> </ul>	<pre>init: # Set up stack pointer irmovq Stack, %rsp # Execute main program call Main # Terminate halt</pre>	<ul> <li>Program starts at address 0</li> </ul>
Main:  call len 	# Main function	<ul> <li>Where located</li> <li>Pointer values</li> <li>Mustn't overwrite data</li> </ul>	<pre># Array of 4 elements + final 0</pre>	<ul> <li>Must set up stack</li> <li>Must initialize data</li> <li>Can use symbolic names</li> </ul>
len: 	# Length function	<ul> <li>Must initialize data</li> </ul>	.quad 0x00c000c000c000c0 .quad 0x0b000b000b000b00 .quad 0xa000a000a000a000 .quad 0	
.pos 0x100 Stack:	# Place stack			

CS429 Slideset 6: 45 Instruction Set Archited

Y86 Program Structure (3)

Main:	
-	Array, %rdi len(Array) len

Set up call to len:

- Follow x86-64 procedure conventions
- Pass array address as argument

A program that translates Y86 code into machine language.

• 1-1 mapping of instructions to encodings.

CS429 Slideset 6: 46

- Resolves symbolic names.
- Translation is linear.

Y86 Assembler

• Assembler directives give additional control.

Some common directives:

- .pos x: subsequent lines of code start at address x.
- .align x: align the next line to an x-byte boundary (e.g., long ints should be at a quadword address, divisible by 8).
- .quad x: put an 8-byte value x at the current address; a way to initialize a value.

### Assembling Y86 Program

#### unix> yas len.ys

- Generates "object code" file len.yo
- Actually looks like disassembler output

$0 \ge 0 \le 4$ :			len:	
0x054:	30f801000000000000000	Ι	irmovq	\$1, %r8
0x05e:	30f908000000000000000	Ι	irmovq	\$8, %r9
0x068:	30f0000000000000000000	Ι	irmovq	\$0, %rax
0x072:	502700000000000000000	Ι	mrmovq	(%rdi), %rdx
0x07c:	6222	Ι	andq	%rdx, %rdx
0x07e:	73a000000000000000	Ι	je	Done
0x087:		Ι	Loop:	
0x087:	6080	Ι	addq	%r8, %rax
0x089:	6097	Ι	addq	%r9, %rdi
0x08b:	502700000000000000000	Ι	mrmovq	(%rdi), %rdx
0x095:	6222	Ι	andq	%rdx, %rdx
0x097:	748700000000000000	Ι	jne	Loop
0x0a0:		Ι	Done:	
0x0a0:	90	Ι	ret	

#### Simulating Y86 Programs

#### unix> yis len.yo

Instruction set simulator

- Computes effect of each instruction on process state
- Prints changes in state from original

Stopped S=0			steps	at	PC	=	0x13,	Status	'HLT'	, CC	Z=1	
Changes	to	reg	gister	s:								
%rax:	0 x 0	000	00000	000	0000	)	0 x 0	0000000	000000	)4		
%rsp:	0 x 0	000	00000	000	0000	)	0 x 0	0000000	00001	00		
%rdi:	0 x 0	000	00000	000	0000	)	0 x 0	0000000	000000	38		
%r8:	0 x 0	000	00000	000	0000	)	0 x 0	0000000	000000	01		
%r9:	0 x 0	000	00000	0000	0000	)	0 x 0	0000000	000000	8		
Changes	to	men	nory:									
0x00f0:	0 x 0	0000	00000	000	0000	)	0 x 0	00000000	000005	53		
0x00f8:	0 x 0	000	00000	0000	0000	)	0 x 0	0000000	00000	13		

CS429 Slideset 6: 49 Instruction Set Arch

### **CISC Instruction Sets**

#### **Complex Instruction Set Computer**

- Dominant ISA style through the 80s.
- Lots of instructions:
  - Variable length
  - Stack as mechanism for supporting functions
  - Explicit push and pop instructions.

#### • ALU instructions can access memory.

- E.g., addq %rax, 12(%rbx, %rcx, 8)
- Requires memory read and write in one instruction execution.
- Some ISAs had much more complex address calculations.
- Set condition codes as a side effect of other instructions.
- Basic philosophy:
  - Memory is expensive;
  - Instructions to support high-level language constructs.

#### CS429 Slideset 6: 50 Instruction Set Architecture

### **RISC Instruction Sets**

#### **Reduced Instruction Set Computer**

- Originated in IBM Research; popularized in Berkeley and Stanford projects.
- Few, simple instructions.
  - Takes more instructions to execute a task, but faster and simpler implementation
  - Fixed length instructions for simpler decoding
- Register-oriented ISA
  - More registers (32 typically)
  - Stack is back-up for registers
- Only load and store instructions can access memory (mrmovq and rmmovq in Y86).
- Explicit test instructions set condition values in register.
- Philosophy: KISS

### CISC vs. RISC

#### Summary

#### **Original Debate**

- Strong opinions!
- CISC proponents-easy for compiler, fewer code bytes
- RISC proponents-better for optimizing compilers, can make run fast with simple chip design

#### **Current Status**

- For desktop processors, choice of ISA not a technical issue
  - With enough hardware, can make anything run fast
  - Code compatibility more important
- x86-64 adopted many RISC features
  - More registers; use them for argument passing
- For embedded processors, RISC makes sense
  - Smaller, cheaper, less power
  - Most cell phones use ARM processor

CS429 Slideset 6: 53

Y86-64 Instruction Set Architecture

- Similar state and instructions to x86-64
- Simpler encodings
- Somewhere between CISC and RISC

#### How Important is ISA Design?

• Less now than before: with enough hardware, can make almost anything run fast!

CS429 Slideset 6: 54 Instruction Set